## Logic Design

Number Representation and Arithmetic Circuits

## Number representation

- Numbers that are positive only are called unsigned and numbers that can be positive or negative are called signed
- Numbers could be integer or real
- Simplest: unsigned integer
- A decimal integer:

$$
\begin{aligned}
& D=d_{n-1} d_{n-2} \ldots d_{1} d_{0} \\
& V(D)=d_{n-1} \times 10^{n-1}+d_{n-2} \times 10^{n-2}+. .+d_{1} \times 10^{1}+d_{0} \times 10^{0}
\end{aligned}
$$

## Number representation

- Binary numbers:

$$
\begin{aligned}
& B=b_{n-1} b_{n-2} . . . b_{1} b_{0} \\
& V(B)=b_{n-1} \times 2^{n-1}+b_{n-2} \times 2^{n-2}+. .+b_{1} \times 2^{1}+b_{0} \times 2^{0}
\end{aligned}
$$

1101
$V=1 \times 2^{3}+1 \times 2^{2}+0 \times 2^{1}+1 \times 2^{0}=13$
$(1101)_{2}=(13)_{10}$

## Number representation

- In a binary number the right-most bit is called the leastsignificant bit (LSB) and the left-most bit is called the most significant bit (MSB)
- A group of 4 bits is called a nibble
- A group of 8 bits is called a byte


## Number representation

- Conversion from decimal to binary: successively divide by 2
- In each step the remainder is the next binary digit
- The process continue until the quotient becomes zero

$$
\begin{aligned}
& V=b_{n-1} \times 2^{n-1}+b_{n-2} \times 2^{n-2}+. .+b_{1} \times 2^{1}+b_{0} \times 2^{0} \\
& \frac{V}{2}=b_{n-1} \times 2^{n-2}+b_{n-2} \times 2^{n-3}+. .+b_{1} \times 2^{0}+\frac{b_{0}}{2}
\end{aligned}
$$

## Number representation

Convert (857) ${ }_{10}$

|  |  | Remainder |  |
| ---: | :--- | :---: | :---: |
| $857 \div 2$ | $=$ | 428 | 1 |
| LSB |  |  |  |
| $428 \div 2$ | $=$ | 214 | 0 |
| $214 \div 2$ | $=107$ | 0 |  |
| $107 \div 2$ | $=53$ | 1 |  |
| $53 \div 2$ | $=26$ | 1 |  |
| $26 \div 2$ | $=13$ | 0 |  |
| $13 \div 2$ | $=6$ | 1 |  |
| $6 \div 2$ | $=3$ | 0 |  |
| $3 \div 2$ | $=1$ | 1 |  |
| $1 \div 2$ | $=0$ | 1 | MSB |

Result is $(1101011001)_{2}$

## Number representation

- The most common bases in addition to decimal are:
- base 2 (binary) $\{0,1\}$
- base 8 (octal) $\{0,1, \ldots 7\}$
- base 16 (hexadecimal) $\{0,1,2,3,4,5,6,7,8,9, \mathrm{~A}, \mathrm{~B}$, C, D, E, F \}
- Reason for using octal and hexadecimal systems: useful shorthand notation for binary numbers


## Number representation

- One octal digit represents three bits
- Conversion from binary to octal: starting from the LSB replace every group of three digits with their corresponding octal digit
- Conversion from binary to hexadecimal: starting from the LSB replace every group of four digits with their corresponding hexadecimal digit
- Conversion from octal to binary: substitute each octal digit by corresponding three bits
- Conversion from hexadecimal to binary: substitute each hex digit by four bits


## Addition of Unsigned Numbers


(a) The four possible cases

| $x$ | $y$ | Carry | Sum |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 |

(b) Truth table

(c) Circuit
(d) Graphical symbol


## Addition of Unsigned Numbers

$$
\begin{aligned}
& X=x_{4} x_{3} x_{2} x_{1} x_{0} \quad 011111 \quad(15)_{10} \\
& +Y=y_{4} y_{3} y_{2} y_{1} y_{0} \quad 01010 \quad\left(10_{10}\right. \\
& 1110-\text { Generated car } \\
& S=s_{4} s_{3} s_{2} s_{1} s_{0} \quad 11001 \quad(25)_{10}
\end{aligned}
$$

| $c_{i}$ | $x_{i}$ | $y_{i}$ | $\mathrm{c}_{i+1}$ | $s_{i}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 1 |

(a) Truth table

$c_{i+1}=x_{i} y_{i}+x_{i} c_{i}+y_{i} c_{i}$
(b) Karnaugh maps


Copyright S. Shirani
(c) Circuit

## Decomposed Full Adder


(a) Block diagram

(b) Detailed diagram

## Ripple Carry Adder



## Ripple Carry Adder

- When operands X and Y are applied as inputs to the adder, it takes some time before its $s_{i}$ and $c_{i+1}$ are valid
- If this delay is $\Delta t$ the complete sum will be valid after a delay of $n \Delta t$
- Because of the way the carry signal "ripple" through the fulladder, this circuit is called a ripple-carry adder


## Example


(a) Naive approach

## Example


(b) Efficient design

## Signed Numbers

- One of the bits (usually the left-most bit) is reserved for the sign of the number.
- Usually a 1 indicates negative and 0 indicates positive.


Magnitude
(a) Unsigned number

(b) Signed number


## Signed Numbers

- Extending the 'natural' binary representation of positive integers to negative integers can be done in at least 3 different schemes: sign-magnitude, one's complement and two's complement.
- Sign-and-magnitude: The most significant bit (MSB) is reserved to the sign, 0 is positive, 1 is negative. All other bits are used to store the magnitude in the natural representation.
- Addition and subtraction are complicated.
- There are two representations for zero!

Copyright S. Shirani

## Signed Numbers

- One's complement Positive integers are like in the natural representation, negative numbers are obtained by complementing each bit of the corresponding positive number (i.e. the absolute value).
- There are two representations for zero! Bitwise addition of N and -N gives -0 .
- Positive integers still have MSB $=0$, and negative integers have MSB=1.
- 1's complement of an $n$-bit negative number $K$ is obtained by subtracting its equivalent positive number P from $2^{\mathrm{n}}-1$
- $\mathrm{K}_{1}=\left(2^{\mathrm{n}}-1\right)-\mathrm{P}$


## Signed Numbers

- Two's complement Like one's complement, but negative numbers are having 1 added after complementation.
- Bitwise addition of N and -N gives 0 if you ignore the carry out of the MSB.
- Positive integers still have $\mathrm{MSB}=0$, and negative integers have MSB=1. Only one representation for zero!
- 2's complement of an $n$-bit negative number $K$ is obtained by subtracting its equivalent positive number P from $2^{\mathrm{n}}$
- $\mathrm{K}_{2}=2^{\mathrm{n}}-\mathrm{P}$


## Signed Numbers

- Relationship between 2's complement and 1's complement
- $\mathrm{K}_{2}=\mathrm{K}_{1}+1$
- A simple way of finding the 2 's complement is to find 1 's complement and add 1
- Rule for finding 2's complement:
- Given signed number $B=b_{n-1} b_{n-2} \ldots b_{1} b_{0}$
- 2's complement: $\mathrm{K}=\mathrm{k}_{\mathrm{n}-1} \mathrm{k}_{\mathrm{n}-2} \ldots \mathrm{k}_{1} \mathrm{k}_{0}$
- Examine bits of B from right to left, copy all bits of B that are 0 and the first bit that is 1 , then complement the rest of the bits


## 2's complement signed numbers

$$
\begin{aligned}
& \mathrm{B}=\mathrm{b}_{\mathrm{n}-1} \mathrm{~b}_{\mathrm{n}-2} \cdots \mathrm{~b}_{1} \mathrm{~b}_{0} \\
& V=\left(-b_{n-1} \times 2^{n-1}\right)+b_{n-2} \times 2^{n-2}+. .+b_{1} \times 2^{1}+b_{0} \times 2^{0}
\end{aligned}
$$

Largest negative number: $-2^{\mathrm{n}-1}$
Largest positive number: $2^{\text {n-1 }}-1$

## 1's complement addition

$$
\begin{aligned}
& \begin{array}{rrr}
(+5) \\
+(+2) \\
\hline(+7) & \begin{array}{rlll}
0101 \\
+010 \\
0111
\end{array} & \begin{array}{r}
(-5) \\
+(+2) \\
(-3)
\end{array}
\end{array} \begin{array}{r}
1010 \\
+0010 \\
\hline 1100
\end{array} \\
& \begin{array}{r}
\left.\begin{array}{r}
+(+5) \\
+(-2) \\
\hline(+3)
\end{array} \begin{array}{r}
0101 \\
+1101 \\
\hline
\end{array} \begin{array}{r}
10010 \\
\hline 0
\end{array}\right] \\
\hline 0011
\end{array}
\end{aligned}
$$

## Addition and Subtraction

- Addition of 1's complement numbers might need a correction
- Time needed to add two 1's complement numbers may be twice as long as time needed to add two unsigned numbers


## 2's complement addition

| $(+5)$ | 0101 | (-5) | 1011 |
| :---: | :---: | :---: | :---: |
| + (+2) | + 0010 | + (+2) | + 0010 |
| $(+7)$ | 0111 | (-3) | 1101 |
| $(+5)$ | 0101 | $(-5)$ | 1011 |
| + (-2) | +1110 | + (-2) | +1110 |
| $(+3)$ | 10011 | $(-7)$ | 11001 |
|  | ore |  | ignore |

## 2's complement subtraction



| $(-5)$ <br> $-(+2)$ <br> $(-7)$$\quad \Longrightarrow$1011 <br> +0010 <br> +110 |
| ---: |
| 11001 |

McMaster
University
$\frac{-(-5)}{(-2)}$$\quad \begin{array}{r}1011 \\ -1110\end{array} \quad \begin{array}{r}1011 \\ +0010 \\ \hline 1101\end{array}$
Copyright S. Shirani

## Adder and Subtractor Unit



## Radix-complement schemes

- Complements - general theory
- The $r$ 's complement of an $n$-digit number N in base r is:

$$
\begin{array}{ll}
\mathrm{K}_{\mathrm{r}}=\mathrm{r}^{\mathrm{n}}-\mathrm{N} & \text { for } \mathrm{N} \neq 0 \\
& (0 \text { for } \mathrm{N}=0)
\end{array}
$$

- The ( $\mathrm{r}-1$ )'s complement, $\mathrm{K}_{\mathrm{r}-1}$ is defined as:

$$
\mathrm{K}_{\mathrm{r}}=\left(\mathrm{r}^{\mathrm{n}}-1\right)-\mathrm{N}
$$

- The concept of subtracting a number by adding its radixcomplement is general


## Arithmetic Overflow

- If n bits are used to represent signed numbers, result must be in the range $-2^{n-1}$ to $2^{n-1}-1$
- If the result does not fit in this range, we say that arithmetic overflow has happened
- We should be able to detect overflow
- The key to determining the overflow is carry-out from MSB position and carry-out from the sign bit
- If they are the same no overflow has happened.

$$
\text { overf lou }=c_{n-1} \oplus c_{n}
$$

Copyright S. Shirani

## Arithmetic Overflow

$$
\begin{aligned}
& \begin{array}{r}
(+7) \\
+(+2) \\
\hline(+9)
\end{array} \quad \begin{array}{r}
0111 \\
+0010 \\
\hline
\end{array} \begin{array}{l}
1001 \\
c_{4}=0 \\
c_{3}=
\end{array} \\
& \begin{array}{r}
(-7) \\
+(+2) \\
\hline(-5)
\end{array} \begin{array}{r}
1001 \\
+0010 \\
\hline 1011
\end{array} \\
& c_{4}=0 \\
& c_{3}=0 \\
& \begin{array}{rr}
(+7) \\
+(-2) \\
\hline(+5)
\end{array} \quad \begin{array}{r}
0111 \\
+10101 \\
\hline \\
c_{4}=1 \\
c_{3}=1
\end{array}
\end{aligned}
$$

## Performance Issue

- Speed of any circuit is limited by the longest delay along the paths through the circuit
- This is called the critical path delay
- Critical path for the ripple adder is from input $y$, through the XOR gate and through the carry circuit of each stage.


Copyright S. Shirani

## Fast Adders

| $c_{i}$ | $x_{i}$ | $y_{i}$ | $\mathrm{c}_{i+1}$ | $s_{i}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 1 |

(a) Truth table

$s_{i}=x_{i} \oplus y_{i} \oplus c_{i}$

$c_{i+1}=x_{i} y_{i}+x_{i} c_{i}+y_{i} c_{i}$
(b) Karnaugh maps
(c) Circuit

Copyright S. Shirani

## Fast Adders

$$
\begin{aligned}
& c_{i+1}=x_{i} y_{i}+x_{i} c_{i}+y_{i} c_{i} \\
& c_{i+1}=x_{i} y_{i}+\left(x_{i}+y_{i}\right) c_{i} \\
& c_{i+1}=g_{i}+p_{i} c_{i} \\
& g_{i}=x_{i} y_{i} \\
& p_{i}=x_{i}+y_{i} \\
& \\
& c_{i+1}=g_{i}+p_{i} g_{i-1}+p_{i} p_{i-1} g_{i-2}+\ldots+p_{i} p_{i-1} \ldots p_{2} p_{1} g_{0}+p_{i} p_{i-1} \ldots p_{1} p_{0} c_{0}
\end{aligned}
$$

## Fast Adders



Figure 5.15. A ripple-carry adder based on expression 5.3.

## Fast Adders



McMai
Figure 5.16. The first two stages of a carry-lookahead adder.

## Fast Adders

- In an n-bit carry-look ahead adder the final carry-out signal would be produced after three gate delays
- The total delay in an n-bit carry-look ahead adder is four gate delays.
- Complexity of an n-bit carry look ahead adder increases rapidly as $n$ becomes larger
- We can use a hierarchical approach in designing large adders.

Copyright S. Shirani

## Fast Adders



Figure 5.17. A hierarchical carry-lookahead adder with ripple-carry between blocks.

## Fast Adders

- A faster circuit can be designed in which a second-level carry-look-ahead is performed to produce quickly the carry signals between blocks.
- Instead of producing a carry-out signal from the most significant bit of the block, each block produces generate and propagate signals for the entire block


## Fast Adders

$$
\begin{aligned}
& c_{8}=g_{7}+p_{7} g_{6}+p_{7} p_{6} g_{5}+p_{7} p_{6} p_{5} g_{4}+p_{7} p_{6} p_{5} p_{4} g_{3}+p_{7} p_{6} p_{5} p_{4} p_{3} g_{2}+ \\
& p_{7} p_{6} p_{5} p_{4} p_{3} p_{2} g_{1}+p_{7} p_{6} p_{5} p_{4} p_{3} p_{2} p_{1} g_{0}+p_{7} p_{6} p_{5} p_{4} p_{3} p_{2} p_{1} p_{0} c_{0}
\end{aligned}
$$

$P_{0}=p_{7} p_{6} p_{5} p_{4} p_{3} p_{2} p_{1} p_{0}$
$G_{0}=g_{7}+p_{7} g_{6}+p_{7} p_{6} g_{5}+p_{7} p_{6} p_{5} g_{4}+p_{7} p_{6} p_{5} p_{4} g_{3}+p_{7} p_{6} p_{5} p_{4} p_{3} g_{2}+$
$p_{7} p_{6} p_{5} p_{4} p_{3} p_{2} g_{1}+p_{7} p_{6} p_{5} p_{4} p_{3} p_{2} p_{1} g_{0}$
$c_{8}=G_{0}+P_{0} c_{0}$
$c_{16}=G_{1}+P_{1} c_{8}=G_{1}+P_{1} G_{0}+P_{1} P_{0} c_{0}$

## Fast Adders



## Technology Considerations

- So far we assumed gates with any number of inputs can be used
- Fan-in is limited to a small number
- More gates should be used to implement the logic
- Example: max fan-in is four
$c_{8}=g_{7}+p_{7} g_{6}+p_{7} p_{6} g_{5}+p_{7} p_{6} p_{5} g_{4}+p_{7} p_{6} p_{5} p_{4} g_{3}+p_{7} p_{6} p_{5} p_{4} p_{3} g_{2}+$
$p_{7} p_{6} p_{5} p_{4} p_{3} p_{2} g_{1}+p_{7} p_{6} p_{5} p_{4} p_{3} p_{2} p_{1} g_{0}+p_{7} p_{6} p_{5} p_{4} p_{3} p_{2} p_{1} p_{0} c_{0}$
$c_{8}=\left(g_{7}+p_{7} g_{6}+p_{7} p_{6} g_{5}+p_{7} p_{6} p_{5} g_{4}\right)+$
$\left[p_{7} p_{6} p_{5} p_{4}\left(g_{3}+p_{3} g_{2}+p_{3} p_{2} g_{1}+p_{3} p_{2} p_{1} g_{0}\right)\right]+$ $\left(p_{7} p_{6} p_{5} p_{4}\right)\left(p_{3} p_{2} p_{1} p_{0}\right) c_{0}$
- Because fan-in limitation reduces the speed of carry-lookahead adder, some devices with low fan-in include dedicated circuit for implementing fast adders
- Example: FPGA

University 四

## Multiplication

- A number is multiplied by $2^{\mathrm{k}}$ by shifting it left by k bit positions
- This is true both for unsigned and signed numbers
- Shifting to the right by k bit, is equivalent to dividing by $2^{\mathrm{k}}$
- For unsigned numbers the empty bit positions are filled with zero
- For signed numbers, in order to preserve the sign, the empty bit positions are filled with the sign bit

University 四
Copyright S. Shirani

- $\mathrm{B}=011000=24$
- $\mathrm{B} / 2=001100=12$
- $B / 4=000110=6$
- $\mathrm{B}=101000=-24$
- $\mathrm{B} / 2=110100=-12$
- $\mathrm{B} / 4=111010=-6$


## Multiplication of unsigned numbers

Each multiplier bit is examined: if 1 , a shifted version of the multiplicand is added to form the partial product; if zero nothing is added

| Multiplicand M | (14) | 1110 |
| :--- | ---: | ---: |
| Multiplier Q | (11) | $\times 1011$ |
|  |  | 1110 |
|  |  | 1110 |
|  | 0000 |  |
|  |  | 1110 |
|  |  |  |
|  |  | 10011010 |

(a) Multiplication by hand

## Multiplication of unsigned numbers

| Multiplicand M | (11) | 1110 |
| :---: | :---: | :---: |
| Multiplier Q | (14) | $\times 1011$ |
| Partial product 0 |  | 1110 |
|  |  | + 1110 |
| Partial product 1 |  | 10101 |
|  |  | + 0000 |
| Partial product 2 |  | 01010 |
|  |  | + 1110 |
| Product P | (154) | 10011010 |

(b) Multiplication for implementation in hardware

$$
\begin{aligned}
& M=m_{3} m_{2} m_{1} m_{0} \\
& Q=q_{3} q_{2} q_{1} q_{0} \\
& P P 0=p p 0_{3} p p 0_{2} p p 0_{1} p p 0_{0} \\
& P P 0 \quad 0 \quad p p 0_{3} \quad p p 0_{2} \quad p p 0_{1} \quad p p 0_{0} \\
& +\quad m_{3} q_{1} \quad m_{2} q_{1} \quad m_{1} q_{1} \quad m_{0} q_{1} \quad 0 \\
& \begin{array}{llllll}
P P 1 & p p 1_{4} & p p 1_{3} & p p 1_{2} & p p 1_{1} & p p 1_{0}
\end{array}
\end{aligned}
$$


(a) Structure of the circuit

(b) A block in the top row

(c) A block in the bottom two row:

Copyright S. Shirani

## Multiplication of Signed Numbers

- If multiplier is positive essentially the same scheme as unsigned numbers can be used
- Since shifting the multiplicand to the left results in one of the operands having $\mathrm{n}+1$ bits, the addition has to be performed using the second operand represented in $\mathrm{n}+1$ bits
- An $n$ bit signed number is represented as an $n+1$ bit number by replicating the sign bit
- Replication of the sign bit is called sign extension



(b) Negative multiplicand

Copyright S. Shirani

## Fixed point

- A fixed point number consists of integer and fraction parts.
- The position of radix point is fixed

$$
\begin{aligned}
& B=b_{n-1} b_{n-2} \ldots b_{1} b_{0} b_{-1} b_{-2} \ldots b_{-k} \\
& V(B)=\sum_{i=-k}^{n-1} b_{i} \times 2^{i}
\end{aligned}
$$

## Floating point

- Fixed point numbers: limited range
- Floating point: numbers are represented by a mantissa and an exponent: Mantissa x $\mathrm{R}^{\text {Exponent }}$
- Normalized: radix point is the right of fist nonzero digit
- Example: $5.234 \times 10^{43}$
- For binary R=2
- How mantissa and exponent are represented has been standardized by IEEE
- Single precision (32 bits) and double precision (64 bits)

Copyright S. Shirani

(a) Single precision

(c) Double precision

- Single precision
- Exponent=E-127
- Value=(+ or -)1.M x2 ${ }^{\mathrm{E}-127}$
- Double precision
- Exponent=E-1023
- Value $=(+$ or -$) 1 . \mathrm{M} \mathrm{x}^{\mathrm{E}-1023}$


## Binary coded decimal (BCD)

- Each digit in a decimal number is represented by its binary form
- Since there are 10 digits we need 4 bits per digit

| Decimal digit | BCD code |
| :---: | :---: |
| 0 | 0000 |
| 1 | 0001 |
| 2 | 0010 |
| 3 | 0011 |
| 4 | 0100 |
| 5 | 0101 |
| 6 | 0110 |
| 7 | 0111 |
| 8 | 1000 |
| 9 | 1001 |

## BCD

- BCD representation was used in some early computers
- Drawback: complexity of circuits that perform arithmetic operations
- BCD addition:
- X and Y two BCD digits (each four bits)
- $\mathrm{S}=\mathrm{X}+\mathrm{Y}$
- If $X+Y \leq 9$ the addition is the same as the addition of 2 unsigned binary numbers
- If $\mathrm{X}+\mathrm{Y}>9$ the result requires two BDC digits and the fourbit sum may be incorrect.
X

+Y \begin{tabular}{r}
0111 <br>
+0101 <br>
\hline Z

 

7100 <br>
<br>
\end{tabular}



| X | 1000 |  |
| ---: | ---: | ---: |
| +Y |  |  |
| Z | 1001 <br> +10001 <br> +0110 | 8 <br> +9 |




Copyright S. Shirani

## ASCII code

- ASCII code: the most popular code for representing information in digital systems used for letters numbers and some control characters.
- Control characters: those needed in computer systems to handle and transfer data, e.g., return character
- ACII representation of numbers is not convenient for arithmetic operations
- It is best to covert ASCII numbers to binary for arithmetic operations

Copyright S. Shirani

| Bit positions | Bit positions 654 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 3210 | 000 | 001 | 010 | 011 | 100 | 101 | 110 | 111 |
| 0000 | NUL | DLE | SPACE | 0 | 9 | P | , | p |
| 0001 | SOH | DC1 | ! | 1 | A | Q | a | q |
| 0010 | STX | DC2 | " | 2 | B | R | b | r |
| 0011 | ETX | DC3 | \# | 3 | C | S | c | 5 |
| 0100 | EOT | DC4 | \$ | 4 | D | T | d | t |
| 0101 | ENQ | NAK | \% | 5 | E | U | e | u |
| 0110 | ACK | SYN | \& | 6 | F | V | f | v |
| 0111 | BEL | ETB | , | 7 | G | W | $g$ | w |
| 1000 | BS | CAN | ( | 8 | H | X | h | x |
| 1001 | HT | EM | ) | 9 | I | Y | 1 | y |
| 1010 | LF | SUB | * | : | J | Z | j | z |
| 1011 | VT | ESC | + | ; | K | 1 | k | \{ |
| 1100 | FF | FS | , | $<$ | L | 1 | 1 | 1 |
| 1101 | CR | GS | - | $=$ | M | ] | m | \} |
| 1110 | SO | RS | , | $>$ | N | , | n | - |
| 1111 | SI | US | 1 | ? | O | - | - | DEL |
| NUL | Null/Idle |  | SI |  |  | Shift in |  |  |
| SOH | Start of header |  | DLE |  |  | Data link escape |  |  |
| STX | Start of text |  | DC1-DC4 |  |  | Device control |  |  |
| ETX | End of text |  | NAK |  |  | Negative acknowledgement |  |  |
| EOT | End of transmissio |  | $n$ SYN |  |  | Synchronous idle |  |  |
| ENQ | Enquiry |  | ETB |  |  | End of transmitted block |  |  |
| ACQ | Acknowledgement |  | CAN |  |  | Cancel (error in data) |  |  |
| BEL | Audible signal |  | EM |  |  | End of medium |  |  |
| BS | Back space |  | SUB |  |  | Special sequence |  |  |
| HT | Horizontal tab |  | ESC |  |  | Escape |  |  |
| LF | Line feed |  | FS |  |  | File separator |  |  |
| VT | Vertical tab |  | GS |  |  | Group separator |  |  |
| FF | Form feed |  | RS |  |  | Record separator |  |  |
| CR | Carriage return |  | US |  |  | Unit separator |  |  |
| SO | Shift out |  | DEL |  |  | Delete/Idle |  |  |
| Bit positio | s of code | frmat $=$ | 6 5 4 | 3 2 1 | 10 |  |  |  |

Copyright S. Shirani

## ASCII code

- ASCII uses 7-bit, natural size in computer systems in onebyte (8-bits)
- Two common ways on going to 8 -bits
- Set the eight bit to 0
- Use the eight-bit to indicate the parity of the other bits
- Even parity: the parity bit is given a value such that total number of 1's is even
- Odd parity: the parity bit is given a value such that total number of 1's is odd
- Even parity generator: $\quad p=x_{6} \oplus x_{5} \oplus \ldots \oplus x_{0}$
- Parity checker: $c=p \oplus x_{6} \oplus x_{5} \oplus \ldots \oplus x_{0}$

