# **Introduction to Computer Organization**

Large systems (e.g. a computer) are built in a modular, hierarchical structure using the basic methods of combinational and sequential design.

Most systems can be viewed as consisting of a datapath and a control unit .



### <u>Datapath</u>

Datapaths may be defined in terms of their registers and the transfer of data among these registers.

An elementary operation using one or more registers that can take place in a *single* clock pulse is called a microoperation.

**Examples of microoperations:** 

- Transferring data between registers
- Clearing, shifting, incrementing, decrementing or negating a register
- Arithmetically combining registers (e.g. add, subtract ...)
- Logically combining registers (e.g. AND, OR, XOR)

### A simple arithmetic unit



### How does a computer execute programs?

A datapath is controlled by the input of a control word that defines a microoperation.

Each microoperation is followed by a clock pulse, to execute the microoperation.

A series of microoperations is called a microprogram.

Microprograms are stored in on-chip ROM called the "control ROM" and are fixed by the chip designer.

A machine-language instruction for a computer is defined by a microprogram which may take from 1 to several microoperations.

The sequence of events



# **Arithmetic Microoperations**

**Examples:** 

Add	$R1 \leftarrow R1 + R2$
1's Comp	$R4 \leftarrow R4'$
2's Comp	$R3 \leftarrow R3' + 1$
Subtract	$R1 \leftarrow R1 + R2' + 1$
Increment	$R5 \leftarrow R5 + 1$
Decrement	$R5 \leftarrow R5 - 1$

Simple instructions like ADD (+) need only a single microoperation (1 clock pulse).

More complex instructions like MUL (\*) may use several clocks to execute a microprogram that implements a multiply algorithm.

### **Logical Microoperations**

**Examples:** 

$R1 \leftarrow R1 \land R2$
$\mathbf{R4} \leftarrow \mathbf{R4} \lor \mathbf{R27}$
<b>R3</b> ← <b>R3</b> ′
$R1 \leftarrow R1 \oplus R2$

#### **Shift Microoperations**

**Examples:** 

Shift left R3 ← shl R3
Shift right R4 ← shr R4
Rotate left R3 ← rol R3
Rotate right rotate R1 ← ror R1
Arithmetic shift left R3 ← asl R3
Arithmetic shift right R2 ← asrR2

### **Register Transfer Notation**

### The basic operation is designated:

### $\mathbf{R}_{d} \leftarrow \mathbf{R}_{s}$

where  $R_s$  is the source and  $R_d$  is the destination register.

Note that R<sub>s</sub> remains unchanged.

A conditional transfer is the more usual case:

if (Enb = 1) then  $R3 \leftarrow R4$ 

or more concisely:

**Enb:**  $R3 \leftarrow R4$ 

In the hardware, the transfer is assumed to occur in response to a system clock pulse.



It is also assumed that the control input (eg. Enb) is synchronized to the system clock:



Multiple microoperations may occur on the same clock:

Enb:  $R3 \leftarrow R4$ ,  $R1 \leftarrow R2$ 

We can specify a portion of a register and constant data. For example, set the MSB of R3 to 0:

### $R3(7) \leftarrow 0$

or, set the 4 MSBs of R3 to 1:

**R3(7:4)** ← 1

# **Arithmetic/Logic Unit (ALU)**



V – overflow Z – zero S – sign (sometimes written as N) C<sub>out</sub> – carry out (sometimes written as C)

The basis for the ALU design is a parallel adder ( $G = X + Y + C_{in}$ ). By designing logic that operates on one or both of the data inputs to the adder, a variety of functions can be implemented.

# **Function table for an ALU**

Select	Input	$\mathbf{G} = \mathbf{X} + \mathbf{Y} + \mathbf{C}_{in}$	
<b>S1 S0</b>	Y	$C_{in} = 0$ $C_{in} = 1$	
0 0	0's	A (transfer) $A + 1$ (increment)	
01	В	A + B (add) A + B + 1	
1 0	B'	A + B' $A + B' + 1$ (subtract)	
1 1	1's	A - 1 (decrement) A (transfer)	

# Logic Unit

The design of the logic functions should be integrated with that of the arithmetic function.

**Conceptually, they can be viewed as separate units that are combined with an additional selection line.** 

# <u>Shift Unit</u>



**<u>Note</u>: the shift unit is a combinational circuit in the datapath and does not require a clock pulse.** 

<u>Why?</u> Because the same combinational logic can be re-used by multiple source/ destination registers

# A Simple Example

F (m=1)	<b>Output H</b>
0	shl (A)
1	shr (A)

Multiplying by other than powers of 2 can be achieved in multiple microoperations. For example:

 $R4 \leftarrow shl (R5), R6 \leftarrow R5 + R4$ 

loads R6 with 3 x R5.

### **Another More Complex Example**

F (m=3)	<b>Output H</b>
000	Α
001	shl (A)
010	shr (A)
011	rol (A)
100	ror (A)
101	asr (A)
110	rlc (A)
111	rrc (A)

rlc(A) - rotate left with carry
rrc(A) - rotate right with carry

**<u>Note:</u>** mnemonics vary from one processor (microcontroller) to another!

# **Barrel Shift Unit**

A barrel shift unit is a combinational circuit that rotates the input bits by the number of bit positions specified by the input function lines.

Note that a left barrel shift unit can generate all right rotations. In general in a n-bit barrel shift unit, m positions of left rotation is the same as n - m bits of right rotation.

# **Design of Datapath**

The design of the datapath determines the fundamental "architecture" or "organization" of the computer.

The datapath contains the processor data register set and defines the functions that may be performed on these registers.

It also has an interface to external data memory.

The microoperation performed at each clock pulse is specified by a control word:





# **Function Unit**

FS	<b>Operation</b>
00000	F = A (transfer)
00001	F = A + 1 (increment)
00010	$\mathbf{F} = \mathbf{A} + \mathbf{B}$ (add)
00011	$\mathbf{F} = \mathbf{A} + \mathbf{B} + 1$
	(add & increment)
00100	$\mathbf{F} = \mathbf{A} + \mathbf{B'} = \mathbf{A} - \mathbf{B} - 1$
	(subtract & decrement)
00101	F = A + B' + 1 = A - B (subtract)
00110	F = A - 1 (decrement)
00111	F = A (transfer)
01000	$\mathbf{F} = \mathbf{A} \wedge \mathbf{B} (\mathbf{AND})$
01010	$\mathbf{F} = \mathbf{A} \vee \mathbf{B}$ (OR)
01100	$\mathbf{F} = \mathbf{A} \oplus \mathbf{B} (\mathbf{XOR})$
01110	$\mathbf{F} = \mathbf{A'} (\mathbf{NOT})$
10000	F = shr A (shift right)
10001	F = shl A (shift left)

### **Register Addresses**

AA, BA or DA	Register
000	<b>R0</b>
001	<b>R1</b>
010	<b>R2</b>
011	<b>R3</b>
100	<b>R4</b>
101	<b>R5</b>
110	<b>R6</b>
111	<b>R7</b>
	. •

**Examples of Microoperations:** 

Microoperation	<b>Control Word (17 bits)</b>
	DA AA BA MB FS MD RW
$R1 \leftarrow R2 - R3$	
R4 ← shl R6	
R5 ← data in	
$R7 \leftarrow R7 + 5$	

# **Pipelined Datapath**

The performance or "throughput" of the datapath may be improved using the concept of "pipelining."

A pipeline organization is created by inserting registers in the datapath to hold intermediate results.

Two pipeline registers may be used to divide the datapath into three sections:

Operand fetch (OF) Execute (EX) Write-back (WB)

The pipeline registers are clocked simultaneously.

# **Pipeline Example**

**Consider a series of 7 consecutive microoperations operating in a three-stage pipeline:** 

![](_page_21_Figure_2.jpeg)

microoperations #

#### TI C2XX DSP

![](_page_22_Figure_1.jpeg)

### **TI 'C40 DSP**

![](_page_23_Figure_1.jpeg)