## Dr. S. Shirani COE2DI4 Midterm Test \#1 Oct. 15, 2009

Instructions: This examination paper includes 10 pages and 20 multiple-choice questions starting on page 3. You are responsible for ensuring that your copy of the paper is complete. Bring any discrepancy to the attention of your invigilator. The answers for all the questions must be indicated by filling the corresponding circle on the optical scanning (OMR) examination sheet. This OMR examination sheet is the only page to be handed in. The instructions for completing the OMR examination sheet are provided on page 2. Read and follow these instructions with care! There is one mark for each question. Answer all questions. There is no penalty for guessing. This is a closed book exam. No reference material of any kind is permitted. No calculators of any kind are permitted. Time allowed is $\mathbf{5 0}$ minutes.

Note: A' and $\overline{\mathrm{A}}$ are used interchangeably.

## OMR examination instructions

# Multiple choice questions (numbered 1 to 20) indicate your answer by filling the corresponding circle on the OMR answer sheet 

1. The hexadecimal equivalent of $224_{10}$ is:

| 1. | $\mathrm{FO}_{16}$ |
| :--- | :--- |
| 2. | $\mathrm{EO}_{16}$ |
| 3. | $\mathrm{E}_{16}$ |
| 4. | $\mathrm{EE}_{16}$ |
| 5. | $\mathrm{D} 0_{16}$ |

2. The octal equivalent of $\mathrm{FA}_{16}$ is:

| 1. | $372_{8}$ |
| :--- | :--- | :--- |
| 2. | $554_{8}$ |
| 3. | $122_{8}$ |
| 4. | $525_{8}$ |
| 5. | $255_{8}$ |

3. The binary equivalent of $22.25_{10}$ is:

| 1. | $10110.01_{2}$ |
| :--- | :--- |
| 2. | $1011.10_{2}$ |
| 3. | $10111.10_{2}$ |
| 4. | $1101.01_{2}$ |
| 5. | $1101.101_{2}$ |

4. The decimal equivalent of $11111010_{2}$ represented in sign 1 's complement format is:

| 1. | $-6_{10}$ |
| :--- | :--- |
| 2. | $-5_{10}$ |
| 3. | $-122_{10}$ |
| 4. | $-250_{10}$ |
| 5. | $250_{10}$ |

5. We would like to design a "ones count" circuit that works as follows. The circuit has four binary inputs: $A, B, C, D$ and generates a 3-bit output: $X Y Z$. $X Y Z$ is 000 if none of the inputs are 1,001 if one input is 1,010 if two are one, 011 if three inputs are 1 and 100 if all four inputs are 1. The minimal SOP form of $Z$ :
6. Has 4 product terms
7. Has 8 product terms
8. Has 6 product terms
9. Has 5 product terms
10. None of the above
11. Consider a combinational logic system that determines if a 4-bit binary quantity $A$, $B, C, D$ in the range of $0010\left(2_{10}\right)$ to $1111\left(15_{10}\right)$ is a prime number. That is, the function is 1 if the input is prime. (Note: an integer $p$ is called a prime number if the only positive integers that divide $p$ are 1 and $p$ itself). Assume that the binary patterns $0000\left(0_{10}\right)$ and $0001\left(1_{10}\right)$ are "don't cares." Treat the values as unsigned. Minimized Sum of Products form of this function is:
12. $A^{\prime} B^{\prime} C^{\prime} D^{\prime}+A^{\prime} B C D^{\prime}$
13. $A^{\prime} B^{\prime}+A^{\prime} D+B C^{\prime} D+B^{\prime} C D$
14. $A^{\prime} B^{\prime} C^{\prime} D^{\prime}+B C D^{\prime}$
15. $B^{\prime} C^{\prime}+A^{\prime} B D+A^{\prime} B^{\prime} C+B^{\prime} C D$
16. None of the above

| ${ }^{\text {AB }}$ |  |  |  |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
| ${ }^{0} 0$ | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 0 |
| 0 | 0 | 1 | 0 |

Figure 1 - Karnaugh map for a logic function $F(A, B, C, D)$ for questions 7 to 9
7. All the prime implicants of $\mathbf{F}(\mathbf{A}, \mathrm{B}, \mathbf{C}, \mathrm{D})$ shown in Figure 1 are:

1. $A^{\prime} B^{\prime} D, A^{\prime} C D, A B D ', A B C, B C D$
2. $A^{\prime} B^{\prime} D, A^{\prime} C D, A B D ', A B C$
3. A'B'D, ABD', BCD
4. A'B'D, ABD'
5. none of the above
6. All the essential prime implicants of $\mathbf{F}(\mathbf{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})$ shown in Figure 1 are:
7. $A^{\prime} B^{\prime} D, A^{\prime} C D, A B D$ ', $A B C, B C D$
8. $A^{\prime} B^{\prime} D, A^{\prime} C D, A B D ', A B C$
9. A'B'D, ABD', BCD
10. A'B'D, ABD'
11. none of the above
12. The simplified logical expression in the sum-of-products (SOP) form (i.e., the minimum number of product terms and the minimum number of literals in every product term) for $\mathbf{F}(\mathbf{A}, \mathbf{B}, \mathbf{C}, \mathrm{D})$ shown in Figure 1 is:
13. $A^{\prime} B^{\prime} D+A B D D^{\prime}+A B C+B C D$
14. $A^{\prime} B^{\prime} D+A^{\prime} C D+A B D^{\prime}+A B C$
15. $A^{\prime} B^{\prime} D+A B D^{\prime}+B C D$
16. $A^{\prime} B^{\prime} D+A B D^{\prime}$
17. none of the above


Figure 2 - Karnaugh map for a logic function $F(A, B, C, D)$ for questions 10 and 11. Note, ' $X$ ' stands for don't care.
10. Consider the function $\mathbf{F}(\mathbf{A}, \mathbf{B}, \mathbf{C}, \mathbf{D})$ shown in Figure 2. The simplified logical expression in the sum-of-products (SOP) form (i.e., the minimum number of product terms and the minimum number of literals in every product term) for $\mathbf{F}(\mathbf{A}, \mathbf{B}, \mathbf{C}, \mathbf{D})$ can be converted into a circuit implementation using only NAND gates, which is:

1. shown in Figure 3(a)
2. shown in Figure 3(b)
3. shown in Figure 3(c)
4. shown in Figure 3(d)
5. none of the above

(a)

(b)

(c)

(d)

Figure 3 - Implementations for function $F(A, B, C, D)$ for question 10
11. Consider the function $\mathbf{F}(\mathbf{A}, \mathbf{B}, \mathbf{C}, \mathbf{D})$ shown in Figure 2. The simplified logical expression in the product-of-sums (POS) form (i.e., the minimum number of sum terms and the minimum number of literals in every sum term) for $\mathbf{F}(\mathbf{A}, \mathbf{B}, \mathbf{C}, \mathbf{D})$ can be converted into a circuit implementation using only NOR gates, which is:

1. shown in Figure 4(a)
2. shown in Figure 4(b)
3. shown in Figure 4(c)
4. shown in Figure 4(d)
5. none of the above

(a)

(b)

(c)

(d)

Figure 4 - Implementations for function $F(A, B, C, D)$ for question 11


Figure 5 - Circuit for questions 12 and 13.
12. If input $z=1$ then output $T_{6}$ of Figure 5 is:

1. 0
2. $x^{\prime} y$
3. $x y^{\prime}$
4. 1
5. none of the above
6. Assuming the propagation delay is 10 ns through a NOR gate, what is the longest delay between inputs and $T_{6}$ of Figure 5:
7. 20 ns
8. 30ns
9. 40 ns
10. $\quad 50 \mathrm{~ns}$
11. 60ns
12. The function $\quad f=X_{1} \oplus X_{2} \oplus X_{3} \ldots \oplus X_{n}$ defined over n variable has how many minterms:
13. $n / 2$
14. $\mathrm{n}^{2} / 2$
15. $2^{n-1}$
16. $2^{n-2}$
17. none of the above
18. Consider the function $f(A, B, C)=A B+B^{\prime} C^{\prime}+A C^{\prime}$. The canonical product of sum (POS) form of the complement of $f$ is:
19. $f^{\prime}(A, B, C)=\Pi(0,4,6,7)$
20. $f^{\prime}(A, B, C)=\Pi(1,2,3,5)$
21. $f^{\prime}(A, B, C)=\Pi(0,2,3$,
22. $f^{\prime}(A, B, C)=\Pi(1,4,5,6,7)$
23. None of the above
24. The logic function $F(X, Y)$ implemented by the circuit shown in Figure 6 is equivalent to the logic function of $a$ :
25. 2-input AND gate
26. 2-input NAND gate
27. 2-input XOR gate
28. 2-input XNOR gate
29. none of the above


Figure 6. Circuit for problem 16
17. In Figure 7, if $A_{3} A_{2} A_{1} A_{0}=1001, B_{3} B_{2} B_{1} B_{0}=1101$ and $S=1$ then the output is:

1. $\quad$ Sum $=0110$ and $C_{4}=0$
2. $S u m=0110$ and $C_{4}=1$
3. $\quad$ Sum $=1100$ and $C_{4}=0$
4. $\quad$ Sum $=1100$ and $C_{4}=1$
5. none of the above


Figure 7 - Circuit for questions 17 and 18. Note, $c_{0}$ is carry in and $c_{4}$ is carry out for the 4-bit adder.
18. In Figure 7, overflow occurs for:

1. $A_{3} A_{2} A_{1} A_{0}=0100, B_{3} B_{2} B_{1} B_{0}=1010$ and $\mathrm{S}=0$
2. $\quad A_{3} A_{2} A_{1} A_{0}=0100, B_{3} B_{2} B_{1} B_{0}=0110$ and $S=1$
3. $\quad A_{3} A_{2} A_{1} A_{0}=1100, B_{3} B_{2} B_{1} B_{0}=0110$ and $S=0$
4. $\quad A_{3} A_{2} A_{1} A_{0}=1100, B_{3} B_{2} B_{1} B_{0}=1010$ and $\mathrm{S}=1$
5. none of the above
6. Consider the oscillator circuit shown in Figure 8(a), which produces a periodic signal (OUTPUT) with a period of 36 ns , as shown in Figure 8(b). Let's assume that the 2 input NAND gate's propagation delays from low to high and high to low are equal and they are labeled as $T_{p d}$. Then the value of $T_{p d}$ is:


Figure 8 - Circuit and waveform for question 19
20. A 32-bit adder is designed by connecting 4 eight-bit carry-lookahead adders as shown in Figure 9. The carry-lookahead adders are similar to the one discussed in the class. What is the critical path delay of the circuit shown in Fig. 9? (Hint: in an n-bit carry-lookahead adder the delay for carry-out is 3 gates from the input and 2 gates from the carry-in. Also, the delay for sum bits is 3 gates from the carry-in and 4 gates from the inputs.)

1. 4 gate delays
2. 9 gate delays
3. $\quad 10$ gate delays
4. $\quad 12$ gate delays
5. none of the above


Figure 9 - Circuit for question 20

## - THE END -

