




MPSoCs for Mixed-Criticality Systems: Challenges and Opportunities

Mohamed Hassan









- No longer solely hosting isolated safety-critical tasks
 - Execute tasks with different criticalities
 - Criticality α consequences of failure to meet requirements



High-criticality tasks

- Airbag Control Unit (ACU)
- Anti-lock Braking System (ABS)

MOTIVATION

Engine Control Unit (ECU)

Mixed Criticality Systems

- No longer solely hosting isolated safety-critical tasks
 - Execute tasks with different criticalities
 - Criticality α consequences of failure to meet requirements



Medium-criticality tasks

Navigation System

MOTIVATION

- Instrument Cluster
- Cruise Control

Mixed Criticality Systems

- No longer solely hosting isolated safety-critical tasks
 - Execute tasks with different criticalities
 - Criticality α consequences of failure to meet requirements



Low-criticality tasks

Air Conditioning Unit

MOTIVATION

- Connectivity Box
- Infotainment Unit

Mixed Criticality Systems

Criticality Future with Cortex-A76AE


Govind Wathan, Senior Product Manager Linley Fall Processor Conference 1st November 2018

© 2018 Arm Limite

Increased need for performance and mixed criticality as we move from assisted to autonomous driving systems


Mixed Criticality Systems

MOTIVATION



Mixed Criticality Systems

MOTIVATION



Why MPSoCs?


- Low cost
- High performance
- Energy Efficiency
- Low time-to-market (3rd party IPs)

5

MOTIVATION

• Simplicity and Modularity

MPSoCs



Why DSAs Can Win (no magic) Tailor the Architecture to the Domain


- More effective parallelism for a specific domain:
 - · SIMD vs. MIMD
 - · VLIW vs. Speculative, out-of-order
- More effective use of memory bandwidth
 User controlled versus caches
- Eliminate unneeded accuracy
 - IEEE replaced by lower precision FP
 - 32-64 bit bit integers to 8-16 bit integers
- Domain specific programming language

Hennessy & Patterson, Turing Lecture, A New Golden Age for Computer Architecture

MPSoCs



5)




Heterogenous MPSoCs

MOTIVATION


Why Heterogenous MPSoCs?

 Variety of processing capabilities
 → Best-suits MCS conflicting requirements



Heterogenous MPSoCs


MOTIVATION




Automotive Applications Require Different SoC Architectures


High-End ADAS	Infotainment	MCU
LPOPHI EDemail PCb SATA/ CAN- ARD PCb SATA/ CAN- CAN- CFU PCcsser Processor Dataset SAMAC' Dataset SAMAC' Restor SAMAC' Dataset SAMAC' Datase	ARC CPU Expended Memories PCis UB3.0 RU(P) Logic Lowrise ARC CPU Logic Lowrise ARC CPU Exceeded Memories Britisten Control For Security Britisten Control For Security Britisten Control MCC ARC ARC CPU ARC	ARC CPU Logic Libraries Fits M001 Embedded Mannotes ARE Regrounded Co-Processo Co-Pro Particle Regrounded Regrounded Co-Processo Co-Pro Particle Regrounded Co-Processo Co-Pro Particle Regrounded Co-Pro Particle
 LPDDR4, Ethernet AVB, MIPI, HDMI, PCIe, SATA, ADC Embedded Vision Security Sensor Fusion Requires Functional Safety 	 USB, LPDDR4, Ethernet AVB, MIPI, HDMI, PCIe, SATA, ADC, UFS, eMMC Real-time Multimedia Security Sensor Fusion 	IP: Ethernet 10/100/1000, ADC, I/F peripherals Medium Density NVM
© 2016 Synopsys, Inc. 8		Synopsy

Translating System-Level Requirements → SoC Level




Need For Heterogeneous Computing






Linley Autonomous HW Conference 2017 | © Copyright 2017 NetSpeed System:

Source: Extreme Tech, Google, ARM Linley Autonomous HW Conference 2017 | © Copyright 2017 NetSpeed Systems | 5



Heterogenous MPSoCs with Real-time Processors







Heterogenous MPSoCs with Real-time Processors


MOTIVATION


7













Where Are We? Overall, MCS review [Burns and Davis]



Shared Resources



Where Are We? Overall, MCS review [Burns and Davis]



SoCs

~4%


Where Are We? Overall, MCS review [Burns and Davis]

MPSoC-Based MCS: Four Aspects

Image: Constraint of the second sec	ControlTimingInterference
Data Sharing	Security


10





Traditional Model








degraded mode

Traditional Model



Problems with the Model



1. MPSoCs create switching alternatives

13)

• Different modes of operation at different cluster of PEs?

1. MPSoCs create switching alternatives


• Different modes of operation at different cluster of PEs?

Flexible software implementations

Software complexity increases with mixed criticality applications

Split-Lock on Cortex-A76AE is designed to be transparent to software

Armv8.2 architectural support for virtualization and Type-2 hypervisors



13

1. MPSoCs create switching alternatives

- Different modes of operation at different cluster of PEs?
- Migrate instead of switching?
 - Dynamic Reconfiguration (IEC61508-7)

C.3.13 Dynamic reconfiguration

The logical architecture of the system has to be such that it can be mapped onto a subset of the available resources of the system. The architecture needs to be capable of detecting a failure in a physical resource and then remapping the logical architecture back onto the restricted resources left functioning. Although the concept is more traditionally restricted to recovery from failed hardware units, it is also applicable to failed software units if there is sufficient 'run-time redundancy' to allow a software re-try or if there is sufficient redundant data to make the individual and isolated failure be of little importance. This technique must be considered at the first system design stage.

1. MPSoCs create switching alternatives

- Different modes of operation at different cluster of PEs?
- Migrate instead of switching?

2. MPSoCs open the door for customized solutions

- Using specialized PEs is a norm in MPSoCs
- Dedicating a PE for the runtime monitoring
 - faster detection of exceptional events → react in a timely manner
- PE can be further tailored to optimize the behavior of the monitoring techniques


MPSoCs Challenges

WCETs

Schedule

Task-to-

PE



"uncertainty in WCET does not come from the system itself; rather, it comes from our inability to measure (or compute) it with complete confidence"

Well, this may not be completely true for MPSoCs
➢ In SMPs, which core (or cores) executing a task does not affect its measured execution time.
➢ In MPSoCs, this decision directly affects the level of certainty in its WCET: Real-time vs High-performance PEs? Use scratchpads vs caches?

MPSoCs Challenges

WCETs

Schedule

Task-t<u>o-</u>


PE

2. Scalability challenges associated with these scheduling and monitoring techniques.

3. Mode switching in MPSoCs may incur task migrations or reassignment of heterogeneous cores to tasks

the effects of these decisions on the switching overhead need to be quantified.

MPSoC-Based MCS: Four Aspects



Challenge: operations of one PE affect the temporal behavior of other PEs, which complicates the timing analysis of the system.

Most of the MCS scheduling techniques do not incorporate these interferences in their scheduling or analysis

Approaches focusing on shared resources mostly assume SMPs

15

Timing Interference

7.4.2.7 Where the software is to implement both safety and non-safety functions, then all of the software shall be treated as safety-related, unless adequate independence between the functions can be demonstrated in the design. [IEC61508-3]

mostly assume SMPs

MPSoCs Opportunities *All about Flexibility*

2. How to distribute the cache architecture?

• Would implementing a NUCA be adequate for MCS (e.g., helping in achieving different levels of isolation)?

3. Different types of on-chip memories

- Both caches and SPMs
- Most of the currently available approaches focus on a single type

4. Different types of available off-chip memories

- DDR, GDDR, RLDRAM, LPDDR, QDR.
- Investigating the cooperation of these types is also worth investigating


1. Which memory levels should be shared amongst which cores


16

• Does the GPU share the LLC with the CPU?

MPSoCs Challenges


- 1. The interference exaggerates with the increase in the number of PEs
- 2. Understanding the architectural details of shared resources is inevitable to derive realistic bounds.
- 3. Each type of PEs has its own memory access behavior, which complicates the analysis, leading to more pessimism
 - Data-intensive PEs (e.g. multimedia/DSP processors) can saturate system queues
 - A requirement- and criticality-aware arbitration is a must to deliver differential service to PEs






Traditional Model


Timing Interference





Extending Traditional Model




CArb: Criticality- and Requirement-Aware Arbiter










 Lower-critical tasks are not suspended


20

- ✓ Higher-critical tasks meet their requirement
- Postponed switching; thus decreasing overheads
- Lower-critical tasks receive no memory guarantees

CArb: Postponing (or Eliminating) Switching



- Lower-critical tasks are not
 suspended
- ✓ Higher-critical tasks meet their requirement
- Postponed switching; thus decreasing overheads
- Lower-critical tasks receive no memory guarantees




Lower-critical tasks are not
 suspended

 ✓ Higher-critical tasks meet their requirement

 Postponed switching; thus decreasing overheads

 Lower-critical tasks receive no memory guarantees

CArb: Postponing (or Eliminating) Switching




- Lower-critical tasks are not suspended
- ✓ Higher-critical tasks meet their requirement
- Postponed switching; thus decreasing overheads
- Memory guarantees for lower-critical tasks

Timing Interference


A set of schedules that provide some guarantees to *l* tasks while mitigate execution-time increase in higher-CL tasks


 Lower-critical tasks are not suspended

 Higher-critical tasks meet their requirement




CArb: Postponing (or Eliminating) Switching





Timing Interference

MPSoC-Based MCS: Four Aspects



Ignore

 Adopts an independent-task model → No communication amongst tasks


Prevent

- Enforcing complete isolation between tasks.
 - At the shared cache: strict cache partitioning and coloring
 - At the DRAM: bank privatization


Common Approach




- May result in a poor memory or cache utilization
 - e.g.: a task has conflict misses, while other partitions may remain underutilized
- Does not scale with increasing number of cores
 - e.g.: number of PEs \leq number of DRAM banks
- Not viable in emerging systems due to increased functionality and massive data




Common Approach





✓ Simpler timing analysis
 × Hardware changes
 × Long execution time

Solution: No caching of shared data [Hardy et al., RTSS'09] [Lesage et al., RTNS'10]



✓ Private cache hits on shared data
 ✓ No hardware changes
 × Limited multi-core parallelism
 × Changes to OS scheduler

Another Solution: Task scheduling on shared data [Calandrino and Anderson, ECRTS'09] [Chisholm et al., RTSS'16]

The mainstream solution is to provide shared memory and prevent incoherence through a hardware cache coherence protocol, making caches functionally invisible to software.

Coherence is the norm in COTS platforms

Data Sharing

DOI:10.1145/2209249.2209269

On-chip hardware coherence can scale gracefully as the number of cores increases.

BY MILO M.K. MARTIN, MARK D. HILL, AND DANIEL J. SORIN

Why On-Chip Cache Coherence Is Here to Stay

SHARED MEMORY IS the dominant low-level communication paradigm in today's mainstream multicore processors. In a shared-memory system, the (processor) cores communicate via loads and stores to a shared address space. The cores use caches to reduce the average memory latency and memory traffic. Caches are thus beneficial, but private caches lead to the possibility of cache incoherence. The mainstream solution is to provide shared memory and prevent incoherence through a hardware cache coherence protocol, making caches functionally invisible to software. The incoherence problem and basic hardware coherence solution are outlined in the sidebar, "The Problem of Incoherence," page 86. Cache-coherent shared memory is provided by mainstream servers, desktops, laptops, and mobile devices and is available from all major vendors, including AMD, ARM, IBM, Intel, and Oracle (Sun).

78 COMMUNICATIONS OF THE ACM | JULY 2012 | VOL. 55 | NO. 7

Heterogeneous compute requires coherency

- Flexible heterogeneous architecture
- Blend compute and acceleration for target solution
- Fast, reliable transport to shared memory
- Maximize throughput, minimize latency
- Accelerate SoC deployment
 IP designed, optimized and validated
- 6 CANH 2016

for systems



Coherence is the Industry's Choice







oday's SoCs include a mix of CPU cores, computing clusters, GPUs and other computing resources and specialized accelerators. Getting heterogeneous processors to communicate efficiently is a daunting design challenge. **A popular approach** is to use high-performance and power-efficient shared-memory communication and a sophisticated on-chip cache-coherent *interconnect.* This presentation will introduce a new technology that automates the architecture design process, supports CHI and ACE in one design, and uses advanced machinelearning algorithms to create an optimal pre-verified cache-coherent solution.


Coherence is the Industry's Choice




Autonomous driving requirements are mandating the simultaneous use of multiple types of processing units to efficiently execute sophisticated image processing, sensor fusion, and machine learning/AI algorithms. This presentation introduces **new**

coherency platform technology that enables the integration of heterogeneous cache coherent hardware accelerators and CPUs, using a mixture of ARM ACE, CHI, and CHI Issue B protocols, into systems that meet both the requirements of high compute performance and ISO 26262-compliant functional safety.

Coherence is the Industry's Choice




Unpredictability in Sharing Data




- Inter-core coherence interference on same cache line
- Inter-core coherence interference on different cache lines
- Inter-core coherence interference due to write hits
- Intra-core coherence interference

Unpredictability in Sharing Data



PMSI: Predictable Cache Coherence




Performance Gains of Coherence

Data Sharing




• Time-based Cache Coherence

- Configurable timers for critical/non-critical cores
- Fixed Priority Arbitration
 - If both critical and non-critical requesting same cache line → critical gets it
- Allows for simultaneous data sharing
 - Both intra- and inter-criticality
- Bounds WCL for critical cores while improving the BW of non-critical cores



HourGlass: Cache Coherence for MCS

MPSoC-Based MCS: Four Aspects



Security is a nightmare challenge on its own for all computing systems

It is even more scary for MCS

Three specific challenges for MPSoC-based MCS




MPSoCs open the door for customized solutions


ARM Cortex-M35P with Physical Security

MPSoCs


Opportunities



NXP's QorlQ SoC with Trust Architecture



MPSoCs Challenges



Cyber-physical Nature

25th USENIX Security Symposium


Lock It and Still Lose It —on the (In)Security of Automotive Remote Keyless Entry Systems

- MCS manage sensitive tasks in critical domains: power grids, cars, factories, nuclear plants
- Any security breach could lead to catastrophic consequences
- Hackers gained access to locked cars by only eavesdropping a single signal from the original remote keyless entry unit of the car



Heterogeneity of MPSoCs

- Each PE can be a 3rd-party IP (40% at Intel!)
- PEs share system components and interact with each other → new across-PEs threats
- Stuxnet attack exploited the authentication of the Siemens programmable logic controller to access a Windows machine



Shared hardware components in MPSoCs

- Historically, security was not considered as a concern for MCS because of isolation
- Not the case anymore
- Researchers were able to control sensitive (considered secure) engine control by compromising the (considered insecure) radio unit
 - Reason? Sharing the CAN

1HE VERGE

Jeep hackers at it again, this time taking control of steering and braking systems

By Jordan Golson | Aug 2, 2016, 1.45pm EDT





Identifying new vulnerabilities of MPSoCs, which did not exist in traditional platforms

Possible Directions



Developing cost- and performance-effective methodologies to prevent or mitigate them



Adopting security as a first-class citizen in

designing MPSoCs for MCS (secure-by design concept).

