

Bounding DRAM Interference in COTS Heterogeneous MPSoCs for Mixed Criticality Systems


Mohamed Hassan and Rodolfo Pellizzoni

UNIVERSITY
of GUELPH



EMBEDDED
SYSTEMS
WEEK





Outline

- Emerging Systems No longer solely hosting isolated safety-critical tasks

2

Bounding DRAM Interference in COTS Heterogeneous MPSoCs for Mixed Criticality Systems


(ABS)

- Engine Control Unit (ECU)

Mixed Criticality Systems

MOTIVATION

- **Emerging Systems No longer solely hosting isolated safety-critical tasks**
 - Execute tasks with different criticalities
 - Criticality α consequences of failure to meet requirements




- **High-criticality tasks**
 - Airbag Control Unit (ACU)
 - Anti-lock Braking System (ABS)
 - Engine Control Unit (ECU)

Mixed Criticality Systems


MOTIVATION

- **Emerging Systems No longer solely hosting isolated safety-critical tasks**
 - Execute tasks with different criticalities
 - Criticality α consequences of failure to meet requirements



Mixed Criticality Systems

MOTIVATION



Key Requirements of Automotive-Grade IP
Reduce Risk and Accelerate Qualification for Automotive SoCs

3

- Functional Safety**: Accelerate ISO 26262 functional safety assessments to help ensure designers reach target ASIL levels
- Reliability**: Reduce risk & develop AEC-Q100 qualified IP for automotive applications

synopsys

SYNOPSYS

High performance compute

- Infotainment
- Cluster
- Driver assist
- Vehicle interface
- User experience



Real-time control

- Safe
- Secure
- Responsive
- Reliable
- Fast boot


Cost Quality Ecosystem Temperature




18 ©ARM 2016

Mixed Criticality Systems

MOTIVATION




Bounding DRAM Interference in **COTS** **Heterogeneous MPSoCs** for Mixed Criticality Systems



MPSoCs

MOTIVATION




Why MPSoCs?

- Low cost
- High performance
- Energy Efficiency
- Low time-to-market (3rd party IPs)

Why Heterogenous MPSoCs?

- Variety of processing capabilities
→ Best-suits MCS conflicting requirements



Heterogenous MPSoCs

MOTIVATION

Complementary SoC processor requirements

High performance compute

- Infotainment
- Cluster
- Driver assist
- Vehicle interface
- User experience

Compute, Control, Sense



Real-time control





Cost Quality Ecosystem


18 © ARM 2016

Automotive Applications Require Different SoC Architectures

5




Translating System-Level Requirements:



Linley Autonomous HW Conference 2017 | © Copyright 2017 NetSpeed Systems

Computing

- Smaller amounts of data
- Highly structured data
- Complex computation/item
- Lots of data
- Simple computation/item
- Massive parallelism



ARM

| | |
|---------------------|---|
| Pattern Recognition | Feature reduction Feature classification Augmentation |
| Feedback and Action | Computation & processing Feedback loop Avoidance signalling |

Source: Extreme Tech, Google, ARM

Linley Autonomous HW Conference 2017 | © Copyright 2017 NetSpeed Systems | 5

ARM
Cortex[™] A53
Application Processors
64-bit Quad-Core with Virtualization


 **Power Management**
Multiple Power Domains
Power Gated Islands

5

ARM
Cortex[™] R5
Real-Time Processors
32-bit Dual-Core
Application Offload


ISO
IEC
Safety & Reliability
IEC61508, ISO26262
System Isolation &
Error Mitigation, Lockstep

mali
H.265
HEVC
Graphics/Video
ARM Mali-400MP
H.265/264 CODECs

 **Security**
Information Assurance,
Trust, Anti-Tamper, TrustZone
Key and Vault Management

 **UltraScale**
FPGA Logic
UltraRAM, PCIe Gen4,
100G Ethernet, AMS


 **Runtime SW & Tools**
OS, RTOS, AMP, Hypervisor
Development, Heterogeneous Debug,
Hardware/Software Profiling &
Performance Analysis

 **High Speed**
Peripherals
USB 3.0, PCIe Gen2, GbE
SATA3.0, DisplayPort



Heterogenous MPSoCs with Real-time Processors

MOTIVATION



Heterogenous MPSoCs with Real-time Processors

MOTIVATION

- DRAM Consists of multiple banks

Bounding **DRAM** Interference in COTS Heterogeneous MPSoCs for Mixed Criticality Systems


Switching element



Background

DRAM


- DRAM Consists of multiple banks



Background

DRAM


- DRAM Consists of multiple banks
- The memory controller (MC) manages accesses to DRAM



Background

DRAM


- DRAM Consists of multiple banks
- The memory controller (MC) manages accesses to DRAM
- A request in general consists of:
 - ACTIVATE command:
 - Bring data row from cells into sense amplifiers



Background

DRAM


- DRAM Consists of multiple banks
- The memory controller (MC) manages accesses to DRAM
- A request in general consists of:
 - ACTIVATE command:
 - Bring data row from cells into sense amplifiers
 - RD/WR commands:
 - To read/write from specific columns in the sense amplifiers



Background

DRAM


- DRAM Consists of multiple banks
- The memory controller (MC) manages accesses to DRAM
- A request in general consists of:
 - ACTIVATE command:
 - Bring data row from cells into sense amplifiers
 - RD/WR commands:
 - To read/write from specific columns in the sense amplifiers
 - PRECHARGE command:
 - to write back a previous row in the sense amplifiers before bringing the new one



Background


DRAM

- DRAM Consists of multiple banks
- The memory controller (MC) manages accesses to DRAM
- A request in general consists of:
 - ACTIVATE command:
 - Bring data row from cells into sense amplifiers
 - RD/WR commands:
 - To read/write from specific columns in the sense amplifiers
 - PRECHARGE command:
 - to write back a previous row in the sense amplifiers before bringing the new one
- All commands have associated timing constraints that have to be satisfied by the controller



Background

DRAM




7

- P processing elements
 - P_{cr} critical + P_{ncr} non-critical
- LLC is write-back write-allocate
 - Writes to DRAM are only cache evictions
- Single-channel single-rank DRAM subsystem
- N_B DRAM banks

System Overview

MODEL



7


- P processing elements
 - P_{cr} critical + P_{ncr} non-critical
- LLC is write-back write-allocate
 - Writes to DRAM are only cache evictions
- Single-channel single-rank DRAM subsystem
- N_B DRAM banks


Goal:

Derive an upper bound on the delay incurred by any memory request of a critical PE

System Overview

MODEL





- **Priority:**
 - PEs can be given priorities
 - COTS platforms support different priority levels
 - Existing analysis does not account for this
- **Intra-bank scheduling**
 - FR-FCFS
 - COTS also supports a threshold on reordering to prevent starvation
- **Inter-bank scheduling**
 - RR across banks
 - Two flavors:
 - Always schedule ready commands of any type (high performance)
 - Reorder only commands of different type (prevent starvation)
- **Read/Write arbitration, two flavors:**
 - Reads and writes have same priority
 - Serve in batches, where reads have higher priority

System Details

MODEL

R/W Reorder


- 1: write batching
- 0: no write batching

FR-FCFS Threshold

- 1: FR-FCFS is capped
- 0: no cap on FR-FCFS

Priority

- 1: Critical PEs are higher priority
- 0: no priority



MPSoC
Platform
Instances

Inter-bank Reorder

- 1: Reorder across all commands
- 0: Reorder commands of diff types

Pipeline

- **IO-All**: All PEs are In-order
- **IO-Cr**: Critical PEs are in-order
- **OOO-All**: All PEs are OOO

Partitioning

- **No-Part**: No Partitioning
- **Part-Cr**: Partition among critical apps
- **Part-All**: Partition among all apps

Platform Instances

MODEL

R/W Reorder

- 1: write batching
- 0: no write batching

Inter-bank Reorder

- 1: Reorder across all commands
- 0: Reorder commands of diff types

FR-FCFS Threshold

- 1: FR-FCFS is capped
- 0: no cap on FR-FCFS

Pipeline

- **IO-All**: All PEs are In-order
- **IO-Cr**: Critical PEs are in-order
- **OOO-All**: All PEs are OOO

MPSoC
Platform
Instances

Partitioning

- **No-Part**: No Partitioning
- **Part-Cr**: Partition among critical apps
- **Part-All**: Partition among all apps

144 different platform
instances!

Priority

- 1: Critical PEs are higher priority
- 0: no priority

Platform Instances

MODEL

| OS | | HW setup | | | | | | | | | | | | |
|----------|-----|----------|-----------------|-------|--------|-----------------|-------|--------|-----------------|-------|--------|-----------------|-------|--------|
| part | thr | pr | wb=0,breorder=0 | | | wb=0,breorder=1 | | | wb=1,breorder=0 | | | wb=1,breorder=1 | | |
| | | | OOO | IO-Cr | IO-All | OOO | IO-Cr | IO-All | OOO | IO-Cr | IO-All | OOO | IO-Cr | IO-All |
| Part-All | 0 | 0 | | | | | | | | | | | | |
| | 0 | 1 | | | | | | | | | | | | |
| | 1 | 0 | | | | | | | | | | | | |
| | 1 | 1 | | | | | | | | | | | | |
| No-Part | 0 | 0 | | | | | | | | | | | | |
| | 0 | 1 | | | | | | | | | | | | |
| | 1 | 0 | | | | | | | | | | | | |
| | 1 | 1 | | | | | | | | | | | | |
| Part-Cr | 0 | 0 | | | | | | | | | | | | |
| | 0 | 1 | | | | | | | | | | | | |
| | 1 | 0 | | | | | | | | | | | | |
| | 1 | 1 | | | | | | | | | | | | |

144 Platform Instances

144

General Observations

| OS | | HW setup | | | | | | | | | | | | |
|----------|-----|----------|-----------------|-------|--------|-----------------|-------|--------|-----------------|-------|--------|-----------------|-------|--------|
| part | thr | pr | wb=0,breorder=0 | | | wb=0,breorder=1 | | | wb=1,breorder=0 | | | wb=1,breorder=1 | | |
| | | | OOO | IO-Cr | IO-All | OOO | IO-Cr | IO-All | OOO | IO-Cr | IO-All | OOO | IO-Cr | IO-All |
| Part-All | 0 | 0 | | | | | | | | | | | | |
| | 0 | 1 | | | | | | | | | | | | |
| | 1 | 0 | | | | | | | | | | | | |
| | 1 | 1 | | | | | | | | | | | | |
| No-Part | 0 | 0 | | | | | | | | | | | | |
| | 0 | 1 | | | | | | | | | | | | |
| | 1 | 0 | | | | | | | | | | | | |
| | 1 | 1 | | | | | | | | | | | | |
| Part-Cr | 0 | 0 | | | | | | | | | | | | |
| | 0 | 1 | | | | | | | | | | | | |
| | 1 | 0 | | | | | | | | | | | | |
| | 1 | 1 | | | | | | | | | | | | |

Observation 1:
 Unboundedness of inter-bank RR with reordering
 If RR reorders across all commands (breorder=1) and no write batching is deployed (wb=0) → unbounded WCD

144

General Observations

108

| OS | | HW setup | | | | | | | | | | | | | |
|----------|-----|----------|-----------------|-------|--------|-----------------|-------|--------|-----------------|-------|--------|-----------------|-------|--------|--|
| part | thr | pr | wb=0,breorder=0 | | | wb=0,breorder=1 | | | wb=1,breorder=0 | | | wb=1,breorder=1 | | | |
| | | | OOO | IO-Cr | IO-All | OOO | IO-Cr | IO-All | OOO | IO-Cr | IO-All | OOO | IO-Cr | IO-All | |
| Part-All | 0 | 0 | | | | UNBOUNDED | | | | | | | | | |
| | 0 | 1 | | | | | | | | | | | | | |
| | 1 | 0 | | | | | | | | | | | | | |
| | 1 | 1 | | | | | | | | | | | | | |
| No-Part | 0 | 0 | | | | | | | | | | | | | |
| | 0 | 1 | | | | | | | | | | | | | |
| | 1 | 0 | | | | | | | | | | | | | |
| | 1 | 1 | | | | | | | | | | | | | |
| Part-Cr | 0 | 0 | | | | | | | | | | | | | |
| | 0 | 1 | | | | | | | | | | | | | |
| | 1 | 0 | | | | | | | | | | | | | |
| | 1 | 1 | | | | | | | | | | | | | |

General Observations

| OS | | HW setup | | | | | | | | | | | | |
|----------|-----|----------|-----------------|-------|--------|-----------------|-------|--------|-----------------|-------|--------|-----------------|-------|--------|
| part | thr | pr | wb=0,breorder=0 | | | wb=0,breorder=1 | | | wb=1,breorder=0 | | | wb=1,breorder=1 | | |
| | | | OOO | IO-Cr | IO-All | OOO | IO-Cr | IO-All | OOO | IO-Cr | IO-All | OOO | IO-Cr | IO-All |
| Part-All | 0 | 0 | | | | | | | | | | | | |
| | 0 | 1 | | | | | | | | | | | | |
| | 1 | 0 | | | | | | | | | | | | |
| | 1 | 1 | | | | | | | | | | | | |
| No-Part | 0 | 0 | | | | | | | | | | | | |
| | 0 | 1 | | | | | | | | | | | | |
| | 1 | 0 | | | | | | | | | | | | |
| | 1 | 1 | | | | | | | | | | | | |
| Part-Cr | 0 | 0 | | | | | | | | | | | | |
| | 0 | 1 | | | | | | | | | | | | |
| | 1 | 0 | | | | | | | | | | | | |
| | 1 | 1 | | | | | | | | | | | | |

Observation 2:
 Write batching effect
 Write batching cancels the effect of RR breorder:
 If wb=1 → breorder=x

108

General Observations

| OS | | HW setup | | | | | | | | | | | | | | |
|----------|-----|----------|-----------------|-------|--------|-----------------|-------|--------|-----------------|-------|--------|-----------------|----------------------------|--------|--|--|
| part | thr | pr | wb=0,breorder=0 | | | wb=0,breorder=1 | | | wb=1,breorder=0 | | | wb=1,breorder=1 | | | | |
| | | | OOO | IO-Cr | IO-All | OOO | IO-Cr | IO-All | OOO | IO-Cr | IO-All | OOO | IO-Cr | IO-All | | |
| Part-All | 0 | 0 | | | | UNBOUNDED | | | | | | | Same as wb=1,breorder=0 | | | |
| | 0 | 1 | | | | | | | | | | | | | | |
| | 1 | 0 | | | | | | | | | | | | | | |
| | 1 | 1 | | | | | | | | | | | | | | |
| No-Part | 0 | 0 | | | | | | | | | | | | | | |
| | 0 | 1 | | | | | | | | | | | | | | |
| | 1 | 0 | | | | | | | | | | | | | | |
| | 1 | 1 | | | | | | | | | | | | | | |
| Part-Cr | 0 | 0 | | | | | | | | | | | | | | |
| | 0 | 1 | | | | | | | | | | | | | | |
| | 1 | 0 | | | | | | | | | | | | | | |
| | 1 | 1 | | | | | | | | | | | | | | |

72

General Observations

72

| OS | | HW setup | | | | | | | | | | |
|----------|-----|----------|-----------------|-------|--------|-----------------|-------|--------|-----------------|-------|--------|--|
| part | thr | pr | wb=0,breorder=0 | | | wb=0,breorder=1 | | | wb=1,breorder=x | | | |
| | | | OOO | IO-Cr | IO-All | OOO | IO-Cr | IO-All | OOO | IO-Cr | IO-All | |
| Part-All | 0 | 0 | | | | UNBOUNDED | | | | | | |
| | 0 | 1 | | | | | | | | | | |
| | 1 | 0 | | | | | | | | | | |
| | 1 | 1 | | | | | | | | | | |
| No-Part | 0 | 0 | | | | | | | | | | |
| | 0 | 1 | | | | | | | | | | |
| | 1 | 0 | | | | | | | | | | |
| | 1 | 1 | | | | | | | | | | |
| Part-Cr | 0 | 0 | | | | | | | | | | |
| | 0 | 1 | | | | | | | | | | |
| | 1 | 0 | | | | | | | | | | |
| | 1 | 1 | | | | | | | | | | |

General Observations

72

| OS | | HW setup | | | | | | | | | |
|----------|-----|----------|-----------------|-------|--------|-----------------|-------|--------|-----------------|-------|--------|
| part | thr | pr | wb=0,breorder=0 | | | wb=0,breorder=1 | | | wb=1,breorder=x | | |
| | | | OOO | IO-Cr | IO-All | OOO | IO-Cr | IO-All | OOO | IO-Cr | IO-All |
| Part-All | 0 | 0 | | | | | | | | | |
| | 0 | 1 | | | | | | | | | |
| | 1 | 0 | | | | | | | | | |
| | 1 | 1 | | | | | | | | | |
| No-Part | 0 | | | | | | | | | | |
| | 0 | | | | | | | | | | |
| | 1 | | | | | | | | | | |
| | 1 | 1 | | | | | | | | | |
| Part-Cr | 0 | 0 | | | | | | | | | |
| | 0 | 1 | | | | | | | | | |
| | 1 | 0 | | | | | | | | | |
| | 1 | 1 | | | | | | | | | |

Observation 3:
 Unboundedness of FR-FCFS without threshold
 If thr=0 & ((No-Part) || ((Part-Cr) & pr=0) → Unbounded WCD

54

| OS | | HW setup | | | | | | | | | | | | |
|----------|-----|----------|-----------------|-------|--------|-----------------|-----------|-----------|-----------------|-------|-----------|-----------|--|--|
| part | thr | pr | wb=0,breorder=0 | | | wb=0,breorder=1 | | | wb=1,breorder=x | | | | | |
| | | | OOO | IO-Cr | IO-All | OOO | IO-Cr | IO-All | OOO | IO-Cr | IO-All | | | |
| Part-All | 0 | 0 | | | | UNBOUNDED | | | | | | | | |
| | 0 | 1 | | | | | | | | | | | | |
| | 1 | 0 | | | | | | | | | | | | |
| | 1 | 1 | | | | | | | | | | | | |
| No-Part | 0 | 0 | UNBOUNDED | | | | UNBOUNDED | UNBOUNDED | | | UNBOUNDED | | | |
| | 0 | 1 | UNBOUNDED | | | | | UNBOUNDED | | | UNBOUNDED | | | |
| | 1 | 0 | | | | | | | | | | | | |
| | 1 | 1 | | | | | | | | | | | | |
| Part-Cr | 0 | 0 | UNBOUNDED | | | | | UNBOUNDED | UNBOUNDED | | | UNBOUNDED | | |
| | 0 | 1 | | | | | | | | | | | | |
| | 1 | 0 | | | | | | | | | | | | |
| | 1 | 1 | | | | | | | | | | | | |

General Observations

54

| OS | HW setup | | | | | | | | | | | |
|----------|----------|-----|---|-----------------|-------|--------|-----------------|-------|-----------|-----------------|-------|--------|
| | part | thr | pr | wb=0,breorder=0 | | | wb=0,breorder=1 | | | wb=1,breorder=x | | |
| | | | | OOO | IO-Cr | IO-All | OOO | IO-Cr | IO-All | OOO | IO-Cr | IO-All |
| Part-All | 0 | 0 | | | | | | | | | | |
| | 0 | 1 | | | | | | | | | | |
| | 1 | 0 | | | | | | | | | | |
| | 1 | 1 | | | | | | | | | | |
| No-Part | 0 | 0 | Observation 4: Part-All effect If Part-All $\rightarrow r_{ua}$ does not suffer Intra-bank reordering or conflict interferences: • thr=x • If wb=0 \rightarrow pipe=x | | | | | | | | | D |
| | 0 | 1 | | | | | | | | | | |
| | 1 | 0 | | | | | | | | | | |
| | 1 | 1 | | | | | | | | | | |
| Part-Cr | 0 | 0 | UNBOUNDED | | | | | | UNBOUNDED | | | |
| | 0 | 1 | | | | | | | | | | |
| | 1 | 0 | | | | | | | | | | |
| | 1 | 1 | | | | | | | | | | |

General Observations

38

| OS | HW setup | | | | | | | | | | | | | |
|----------|----------|-----|-----------|-----------------|-------|-----------|-----------------|-------|-----------|-----------------|----------|-----------|--|--|
| | part | thr | pr | wb=0,breorder=0 | | | wb=0,breorder=1 | | | wb=1,breorder=x | | | | |
| | | | | OOO | IO-Cr | IO-All | OOO | IO-Cr | IO-All | OOO | IO-Cr | IO-All | | |
| Part-All | 0 | 0 | config1 | | | UNBOUNDED | | | config11 | config12 | config13 | | | |
| | 0 | 1 | config2 | | | | | | config14 | config15 | config16 | | | |
| | 1 | 0 | config1 | | | | | | config11 | config12 | config13 | | | |
| | 1 | 1 | config2 | | | | | | config14 | config15 | config16 | | | |
| No-Part | 0 | 0 | UNBOUNDED | | | | | | UNBOUNDED | | | UNBOUNDED | | |
| | 0 | 1 | | | | | | | | | | | | |
| | 1 | 0 | | | | | | | | | | | | |
| | 1 | 1 | | | | | | | | | | | | |
| Part-Cr | 0 | 0 | UNBOUNDED | | | UNBOUNDED | | | | | | UNBOUNDED | | |
| | 0 | 1 | | | | | | | | | | | | |
| | 1 | 0 | | | | | | | | | | | | |
| | 1 | 1 | | | | | | | | | | | | |

General Observations

38

| OS | HW setup | | | | | | | | | | | |
|----------|----------|-----|-----------|-----------------|-------|-------------|-----------------|-------|-----------|-----------------|----------|--------|
| | part | thr | pr | wb=0,breorder=0 | | | wb=0,breorder=1 | | | wb=1,breorder=x | | |
| | | | | OOO | IO-Cr | IO-All | OOO | IO-Cr | IO-All | OOO | IO-Cr | IO-All |
| Part-All | 0 | 0 | config1 | | | [Red Block] | | | config11 | config12 | config13 | |
| | 0 | 1 | config2 | | | | | | config14 | config15 | config16 | |
| | 1 | 0 | config1 | | | | | | config11 | config12 | config13 | |
| | 1 | 1 | | | | | | | 5 | | | |
| No-Part | 0 | | | | | | | | | | | |
| | 0 | | | | | | | | | | | |
| | 1 | | | | | | | | | | | |
| | 1 | | | | | | | | | | | |
| Part-Cr | 0 | 0 | UNBOUNDED | | | [Red Block] | | | UNBOUNDED | | | |
| | 0 | 1 | | | | | | | | | | |
| | 1 | 0 | | | | | | | | | | |
| | 1 | 1 | | | | | | | | | | |

Observation 5:
 Part-Cr effect when wb=0
 If Part-Cr & wb=0 → r_{ua} does not suffer Intra-bank reordering nor conflict interferences from critical PEs:
 • IO-Cr and OOO-All have same effect on WCD

35

| OS | HW setup | | | | | | | | | | | |
|----------|----------|-----|-----------|-----------------|-------|-----------|-----------------|-------|-----------|-----------------|----------|--------|
| | part | thr | pr | wb=0,breorder=0 | | | wb=0,breorder=1 | | | wb=1,breorder=x | | |
| | | | | OOO | IO-Cr | IO-All | OOO | IO-Cr | IO-All | OOO | IO-Cr | IO-All |
| Part-All | 0 | 0 | config1 | | | UNBOUNDED | | | config11 | config12 | config13 | |
| | 0 | 1 | config2 | | | | | | config14 | config15 | config16 | |
| | 1 | 0 | config1 | | | | | | config11 | config12 | config13 | |
| | 1 | 1 | config2 | | | | | | config14 | config15 | config16 | |
| No-Part | 0 | 0 | UNBOUNDED | | | UNBOUNDED | | | UNBOUNDED | | | |
| | 0 | 1 | | | | | | | | | | |
| | 1 | 0 | | | | | | | | | | |
| | 1 | 1 | | | | | | | | | | |
| Part-Cr | 0 | 0 | UNBOUNDED | | | UNBOUNDED | | | UNBOUNDED | | | |
| | 0 | 1 | config8 | | | | | | | | | |
| | 1 | 0 | config9 | | | | | | | | | |
| | 1 | 1 | config10 | | | | | | | | | |

General Observations

35

| OS | HW setup | | | | | | | | | | | |
|----------|----------|-----|-----------|-----------------|-------|--------|-----------------|-------|-----------|-----------------|----------|--------|
| | part | thr | pr | wb=0,breorder=0 | | | wb=0,breorder=1 | | | wb=1,breorder=x | | |
| | | | | OOO | IO-Cr | IO-All | OOO | IO-Cr | IO-All | OOO | IO-Cr | IO-All |
| Part-All | 0 | 0 | config1 | | | [Red] | | | config11 | config12 | config13 | |
| | 0 | 1 | config2 | | | | | | config14 | config15 | config16 | |
| | 1 | 0 | config1 | | | | | | config11 | config12 | config13 | |
| | 1 | 1 | [Green] | | | | | | 5 | | | |
| No-Part | 0 | | | | | | | | | | | |
| | 0 | | | | | | | | | | | |
| | 1 | | | | | | | | | | | |
| | 1 | | | | | | | | | | | |
| Part-Cr | 0 | 0 | UNBOUNDED | | | [Red] | | | UNBOUNDED | | | |
| | 0 | 1 | config8 | | | | | | | | | |
| | 1 | 0 | config9 | | | | | | | | | |
| | 1 | 1 | config10 | | | | | | | | | |

Observation 6:
 Priority effect when wb=0
 If pr=1 & wb=0 → pipeline architecture of non-critical PEs has no effect on WCD:
 • IO-Cr and IO-All have same effect on WCD

34

| OS | HW setup | | | | | | | | | | | | | | | | |
|----------|----------|-----|-----------|-----------------|-------|-----------|-----------------|-------|-----------|-----------------|----------|-----------|--|--|-----------|--|--|
| | part | thr | pr | wb=0,breorder=0 | | | wb=0,breorder=1 | | | wb=1,breorder=x | | | | | | | |
| | | | | OOO | IO-Cr | IO-All | OOO | IO-Cr | IO-All | OOO | IO-Cr | IO-All | | | | | |
| Part-All | 0 | 0 | config1 | | | UNBOUNDED | | | config11 | config12 | config13 | | | | | | |
| | 0 | 1 | config2 | | | | | | config14 | config15 | config16 | | | | | | |
| | 1 | 0 | config1 | | | | | | config11 | config12 | config13 | | | | | | |
| | 1 | 1 | config2 | | | | | | config14 | config15 | config16 | | | | | | |
| No-Part | 0 | 0 | UNBOUNDED | | | | | | UNBOUNDED | | | UNBOUNDED | | | | | |
| | 0 | 1 | UNBOUNDED | | | | | | | | | UNBOUNDED | | | | | |
| | 1 | 0 | UNBOUNDED | | | | | | | | | UNBOUNDED | | | | | |
| | 1 | 1 | Config7 | | | | | | | | | UNBOUNDED | | | | | |
| Part-Cr | 0 | 0 | UNBOUNDED | | | | | | | | | UNBOUNDED | | | UNBOUNDED | | |
| | 0 | 1 | config8 | | | | | | | | | | | | UNBOUNDED | | |
| | 1 | 0 | config9 | | | UNBOUNDED | | | | | | | | | | | |
| | 1 | 1 | config10 | | | UNBOUNDED | | | | | | | | | | | |

General Observations

34

| OS | HW setup | | | | | | | | | | | |
|----------|----------|-----|-----------|-----------------|-------|--------|-----------------|-------|-----------|-----------------|----------|--------|
| | part | thr | pr | wb=0,breorder=0 | | | wb=0,breorder=1 | | | wb=1,breorder=x | | |
| | | | | OOO | IO-Cr | IO-All | OOO | IO-Cr | IO-All | OOO | IO-Cr | IO-All |
| Part-All | 0 | 0 | config1 | | | [Red] | | | config11 | config12 | config13 | |
| | 0 | 1 | config2 | | | | | | config14 | config15 | config16 | |
| | 1 | 0 | config1 | | | | | | confe11 | config12 | confe13 | |
| | 1 | 1 | [Green] | | | | | | 5 | | | |
| No-Part | 0 | | | | | | | | | | | |
| | 0 | | | | | | | | | | | |
| | 1 | | | | | | | | | | | |
| | 1 | | | | | | | | | | | |
| Part-Cr | 0 | 0 | UNBOUNDED | | | [Red] | | | UNBOUNDED | | | |
| | 0 | 1 | config8 | | | | | | | | | |
| | 1 | 0 | config9 | | | | | | | | | |
| | 1 | 1 | config10 | | | | | | | | | |

Observation 7:
 Priority with Part-Cr effect

- thr=x
- If wb=0 → pipe=x

Same as Part-All effect!!

28

| OS | HW setup | | | | | | | | | | | | | |
|----------|----------|-----|-----------|-----------------|-------|-----------|-----------------|-------|-----------|-----------------|----------|-----------|----------|----------|
| | part | thr | pr | wb=0,breorder=0 | | | wb=0,breorder=1 | | | wb=1,breorder=x | | | | |
| | | | | OOO | IO-Cr | IO-All | OOO | IO-Cr | IO-All | OOO | IO-Cr | IO-All | | |
| Part-All | 0 | 0 | config1 | | | UNBOUNDED | | | config11 | config12 | config13 | | | |
| | 0 | 1 | config2 | | | | | | config14 | config15 | config16 | | | |
| | 1 | 0 | config1 | | | | | | config11 | config12 | config13 | | | |
| | 1 | 1 | config2 | | | | | | config14 | config15 | config16 | | | |
| No-Part | 0 | 0 | UNBOUNDED | | | | | | UNBOUNDED | | | UNBOUNDED | | |
| | 0 | 1 | | | | | | | | | | | | |
| | 1 | 0 | | | | | | | | | | | | |
| | 1 | 1 | Config7 | | | | | | | | | | | |
| Part-Cr | 0 | 0 | UNBOUNDED | | | UNBOUNDED | | | | | | UNBOUNDED | | |
| | 0 | 1 | config8 | | | | | | | | | config23 | config24 | config25 |
| | 1 | 0 | config9 | | | | | | | | | | | |
| | 1 | 1 | config8 | | | | | | | | | config23 | config24 | config25 |

General Observations

28

| OS | HW setup | | | | | | | | | | | |
|----------|----------|-----|-----------|-----------------|---------|-----------|----------------------------|-------|--------|-----------------|-------|--------|
| | part | thr | pr | wb=0,breorder=0 | | | wb=0,breorder=1 | | | wb=1,breorder=x | | |
| | | | | OOO | IO-Cr | IO-All | OOO | IO-Cr | IO-All | OOO | IO-Cr | IO-All |
| Part-All | 0 | 0 | config1 | | | UNBOUNDED | config11 config12 config13 | | | | | |
| | 0 | 1 | config2 | | | | config14 config15 config16 | | | | | |
| | 1 | 0 | config1 | | | | config11 config12 config13 | | | | | |
| | 1 | 1 | config2 | | | | config14 config15 config16 | | | | | |
| No-Part | 0 | 0 | UNBOUNDED | | | | UNBOUNDED | | | | | |
| | 0 | 1 | UNBOUNDED | | | | UNBOUNDED | | | | | |
| | 1 | 0 | config3 | config4 | Config5 | | config17 config18 config19 | | | | | |
| | 1 | 1 | Config6 | Config7 | | | config20 config21 config22 | | | | | |
| Part-Cr | 0 | 0 | UNBOUNDED | | | | UNBOUNDED | | | | | |
| | 0 | 1 | Config8 | | | | config23 config24 config25 | | | | | |
| | 1 | 0 | config9 | config10 | | | config26 config27 config28 | | | | | |
| | 1 | 1 | config8 | | | | config23 config24 config25 | | | | | |

144 Instances → 28 Configurations

General Observations

METHODOLOGY

- Consider all timing constraints generated by commands of interfering requests of other PEs serviced between the times when r_{ua} arrives and finishes
- + Delays due to command bus contention
- Compute WCD for each configuration?




Memory Delay Building Blocks

- Consider all timing constraints generated by commands of interfering requests of other PEs serviced between the times when r_{ua} arrives and finishes
- + Delays due to command bus contention
- **Compute WCD for each configuration?** ☹
 - Still too much
 - Not general enough




Memory Delay Building Blocks

- Consider all timing constraints generated by commands of interfering requests of other PEs serviced between the times when r_{ua} arrives and finishes
- + Delays due to command bus contention
- **Compute WCD for each configuration?** ☹️
 - Still too much
 - Not general enough
- **Configuration-independent DRAM delay components** 😊



Memory Delay Building Blocks

- We classify interfering requests (aka delay sources) into four types → causing four basic interferences:




Memory Delay Building Blocks

- We classify interfering requests (aka delay sources) into four types → causing four basic interferences:

$$WCD = L^{InterB}(N^{InterB}, wb)$$

1. Inter-bank interference (requests to other banks)




Memory Delay Building Blocks

• We classify interfering requests (aka delay sources) into four types → causing four basic interferences:

- 1. Inter-bank interference (requests to other banks)
- 2. Write batch Interference (only for R/W reordering)

$$WCD = L^{InterB}(N^{InterB}, wb) + wb \times L^{WB}(N^{WB})$$




Memory Delay Building Blocks

• We classify interfering requests (aka delay sources) into four types → causing four basic interferences:

1. Inter-bank interference (requests to other banks)
2. Write batch Interference (only for R/W reordering)
3. Conflict interference (requests to same bank different rows arrived before r_{ua})

$$WCD = L^{InterB}(N^{InterB}, wb) + wb \times L^{WB}(N^{WB}) + L^{Conf}(N^{Conf})$$




Memory Delay Building Blocks

• We classify interfering requests (aka delay sources) into four types → causing four basic interferences:

1. Inter-bank interference (requests to other banks)
2. Write batch Interference (only for R/W reordering)
3. Conflict interference (requests to same bank different rows arrived before r_{ua})

$$\begin{aligned}
 WCD = & L^{InterB}(N^{InterB}, wb) \\
 & + wb \times L^{WB}(N^{WB}) \\
 & + L^{Conf}(N^{Conf}) \\
 & + N^{Conf} \times L^{InterB}(N^{InterB}, wb)
 \end{aligned}$$




Memory Delay Building Blocks

• We classify interfering requests (aka delay sources) into four types → causing four basic interferences:

1. Inter-bank interference (requests to other banks)
2. Write batch Interference (only for R/W reordering)
3. Conflict interference (requests to same bank different rows arrived before r_{ua})
4. Intra-bank Reorder interference (FR-FCFS)

$$\begin{aligned}
 WCD = & L^{InterB}(N^{InterB}, wb) \\
 & + wb \times L^{WB}(N^{WB}) \\
 & + L^{Conf}(N^{Conf}) \\
 & + N^{Conf} \times L^{InterB}(N^{InterB}, wb) \\
 & + L^{Reorder}(N^{Reorder}, wb)
 \end{aligned}$$




Memory Delay Building Blocks

• We classify interfering requests (aka delay sources) into four types → causing four basic interferences:

1. Inter-bank interference (requests to other banks)
2. Write batch Interference (only for R/W reordering)
3. Conflict interference (requests to same bank different rows arrived before r_{ua})
4. Intra-bank Reorder interference (FR-FCFS)

$$\begin{aligned}
 WCD = & L^{InterB}(N^{InterB}, wb) \\
 & + wb \times L^{WB}(N^{WB}) \\
 & + L^{Conf}(N^{Conf}) \\
 & + N^{Conf} \times L^{InterB}(N^{InterB}, wb) \\
 & + L^{Reorder}(N^{Reorder}, wb) \\
 & + N^{Reorder} \times L_{CAS}^{InterB}(N^{InterB}, wb)
 \end{aligned}$$



Memory Delay Building Blocks

- **Let's assume we know # of interfering requests (N_s), how to compute the latency components (L_s)?**

→ L_s only depend on N_s and JEDEC "known" timing constraints

$$\begin{aligned}
 WCD = & \\
 & L^{InterB}(N^{InterB}, wb) \\
 & + wb \times L^{WB}(N^{WB}) \\
 & + L^{Conf}(N^{Conf}) \\
 & + N^{Conf} \times L^{InterB}(N^{InterB}, wb) \\
 & + L^{Reorder}(N^{Reorder}, wb) \\
 & + N^{Reorder} \times L_{CAS}^{InterB}(N^{InterB}, wb)
 \end{aligned}$$


Memory Delay Building Blocks

METHODOLOGY

- **Let's assume we know # of interfering requests (Ns), how to compute the latency components (Ls)?**

- Ls only depend on Ns and JEDEC "known" timing constraints
- L^{Conf} as example

$$L^{Conf}(N^{Conf}) = N^{Conf} \times (MAX(tRAS, tRCD + tWL + tB + tWR) + tRP)$$




Memory Delay Building Blocks

- **Let's assume we know # of interfering requests (Ns), how to compute the latency components (Ls)?**

- Ls only depend on Ns and JEDEC "known" timing constraints
- L^{Conf} as example

- **Configuration-independent DRAM delay components** 😊

$$L^{Conf}(N^{Conf}) = N^{Conf} \times (MAX(tRAS, tRCD + tWL + tB + tWR) + tRP)$$



Memory Delay Building Blocks

- **Let's assume we know # of interfering requests (N_s), how to compute the latency components (L_s)?**
 - L_s only depend on N_s and JEDEC "known" timing constraints

- **Now: It only remains to compute the N_s .**

- **Configuration-independent DRAM delay components** 😊

Memory Delay Building Blocks

- Now: It only remains to compute the N_s . → Config. dependent

of Interfering Requests

- Now: It only remains to compute the N_s . → Config. dependent
- Take config3 as an example:

config3:

14

- no WB
- FR-FCFS thr
- no FP
- Inter-bank reorder among different types only (breorder=0)
- All PEs are OOO
- no partitioning

of Interfering Requests

METHODOLOGY

- Now: It only remains to compute the N s. \rightarrow Config. dependent
- Take config3 as an example:

1. **Conflicts (N^{Conf}):**

- OOO-All \rightarrow each PE has PR pending reqs
- No FP \rightarrow critical and non-critical scheduled similarly
- Then $N^{Conf} = (P - 1) \times PR$ requests can conflict with r_{ua}

config3:

14

- no WB
- FR-FCFS thr
- no FP
- Inter-bank reorder among different types only (breorder=0)
- All PEs are OOO
- no partitioning

of Interfering Requests

METHODOLOGY

- Now: It only remains to compute the N s. \rightarrow Config. dependent

- Take config3 as an example:

1. **Conflicts (N^{Conf}):**

- OOO-All \rightarrow each PE has PR pending reqs
- No FP \rightarrow critical and non-critical scheduled similarly
- Then $N^{Conf} = (P - 1) \times PR$ requests can conflict with r_{ua}

2. **Reorder ($N^{Reorder}$):**

- FR-FCFS thr \rightarrow max of $N^{Reorder} = N_{thr}$ requests can be reordered before r_{ua}

config3:

14

- no WB
- FR-FCFS thr
- no FP
- Inter-bank reorder among different types only (breorder=0)
- All PEs are OOO
- no partitioning

of Interfering Requests

METHODOLOGY

- Now: It only remains to compute the N s. \rightarrow Config. dependent
- Take config3 as an example:
 - 1. Conflicts (N^{Conf}):**
 - OOO-All \rightarrow each PE has PR pending reqs
 - No FP \rightarrow critical and non-critical scheduled similarly
 - Then $N^{Conf} = (P - 1) \times PR$ requests can conflict with r_{ua}
 - 2. Reorder ($N^{Reorder}$):**
 - FR-FCFS thr \rightarrow max of $N^{Reorder} = N_{thr}$ requests can be reordered before r_{ua}
 - 3. Inter-bank (N^{InterB}):**
 - RR arbiter and no FP \rightarrow max of $N^{InterB} = N_B - 1$ reqs from other banks can be reordered before r_{ua}

config3:

14

- no WB
- FR-FCFS thr
- no FP
- Inter-bank reorder among different types only (breorder=0)
- All PEs are OOO
- no partitioning

of Interfering Requests

METHODOLOGY

- Now: It only remains to compute the N s. \rightarrow Config. dependent
- Take config3 as an example:
 - 1. Conflicts (N^{Conf}):**
 - OOO-All \rightarrow each PE has PR pending reqs
 - No FP \rightarrow critical and non-critical scheduled similarly
 - Then $N^{Conf} = (P - 1) \times PR$ requests can conflict with r_{ua}
 - 2. Reorder ($N^{Reorder}$):**
 - FR-FCFS thr \rightarrow max of $N^{Reorder} = N_{thr}$ requests can be reordered before r_{ua}
 - 3. Inter-bank (N^{InterB}):**
 - RR arbiter and no FP \rightarrow max of $N^{InterB} = N_B - 1$ reqs from other banks can be reordered before r_{ua}
 - 4. Write Batch (N^{WB})**
 - No WB $\rightarrow N^{WB} = 0$

config3:

14

- no WB
- FR-FCFS thr
- no FP
- Inter-bank reorder among different types only (breorder=0)
- All PEs are OOO
- no partitioning

of Interfering Requests

METHODOLOGY

- Now: It only remains to compute the N_s . → Config. dependent
- **Follow Same approach for all configurations**

1. **Conflicts (N^{Conf}):**

- OOO-All → each PE has DR pending reqs
- No FP → critical
- Then $N^{Conf} =$

| Configuration | N^{Conf} | $N^{Reorder}$ | N^{InterB} |
|----------------|---------------------------------|---------------|--------------|
| <i>confg1</i> | 0 | 0 | $N_B - 1$ |
| <i>confg2</i> | 0 | 0 | N_{Bcr} |
| <i>confg3</i> | $(P - 1) \cdot PR$ | N_{thr} | $N_B - 1$ |
| <i>confg4</i> | $P_{ncr} \cdot PR + P_{cr} - 1$ | N_{thr} | $N_B - 1$ |
| <i>confg5</i> | $P - 1$ | N_{thr} | $N_B - 1$ |
| <i>confg6</i> | $(P_{cr} - 1) \cdot PR + 1$ | N_{thr} | $N_B - 1$ |
| <i>confg7</i> | P_{cr} | N_{thr} | $N_B - 1$ |
| <i>confg8</i> | 1 | 0 | $N_B - 1$ |
| <i>confg9</i> | $P_{ncr} \cdot PR$ | N_{thr} | $N_B - 1$ |
| <i>confg10</i> | P_{ncr} | N_{thr} | $N_B - 1$ |

2. **Reorder (N^{Reorde}):**

- FR-FCFS thr → reordered before

3. **Inter-bank (N^{InterB}):**

- RR arbiter and other banks can be reordered before r_{ua}

4. **Write Batch (N^{WB}):**

- No WB → $N^{WB} = 0$

confg3:





- no WB
- FCFS thr
- FP
- r-bank reorder among
- rent types only
- order=0)
- PEs are OOO
- no partitioning

of Interfering Requests

| | | |
|------------|--|---|
| PEs | <ul style="list-style-type: none"> • A private 16KB L1 and a shared 1MB L2 cache • An in-order PE has a maximum of one pending request to the DRAM • An OOO PE has a maximum of 4 pending requests to the DRAM (PR = 4) • Four-processor system unless otherwise specified | |
| OS Mapping | <ul style="list-style-type: none"> • Through the virtual-to-physical address mapping component at MacSim's frontend • Based on the configuration, we enable the corresponding partitioning (Part-All, Part-Cr, or No-Part) | |
| DRAM | DDR3-1333H with single channel, single rank, and 8 banks | |
| MC | <ul style="list-style-type: none"> • Based on the configuration, • Per-bank queues with RR among banks and FR-FCFS arbitration within each bank • Based on the configuration: <ul style="list-style-type: none"> • critical PEs can be assigned higher priority than non-critical PEs • enable or disable the threshold for FR-FCFS • For enabled threshold: $N_{thr} = 8$, unless otherwise specified • enable or disable write batching | |
| Benchmarks | EEMBC Automotive | <ul style="list-style-type: none"> • The two critical PEs execute a2time and rspeed • The two non-critical PEs execute matrix and aifftr |
| | Synthetic | <ul style="list-style-type: none"> • Each of the critical PEs execute one instance of the latency benchmark Each of the non-critical PEs execute one instance of the Bandwidth benchmark |




Evaluation Setup

RESULTS





WCD of Critical Processors

RESULTS




WCD of Critical Processors

RESULTS




2. For same priority setting: pipeline has no effect on WCD







No bank sharing (Part-All)

1. Intra-bank reorder (FRFCFS) has no effect on WCD



WCD of Critical Processors

RESULTS



1. Intra-bank reorder (FRFCFS) has no effect on WCD

2. For same priority setting: pipeline has no effect on WCD



3. Part-All + FP gives lowest WCD across all configurations

No bank sharing (Part-All)



WCD of Critical Processors

RESULTS

4. With priority: the pipeline of non-critical processors is irrelevant



Bank Sharing among all Processors (No-Part), thr=1



WCD of Critical Processors

RESULTS


4. With priority: the pipeline of non-critical processors is irrelevant


5. No-Part + No-FP gives highest WCD across all configurations

Bank Sharing among all Processors (*No-Part*), thr=1



WCD of Critical Processors

RESULTS





No bank sharing among Critical Processors (Part-Cr), FP



Bank sharing among all Processors (No-Part), thr=1


Part-Cr + FP significantly reduces WCD

WCD of Critical Processors

RESULTS

Compared to Config 6 (No-Part):


- Config 2 (Part-All):
 - 96% less WCD
 - 60% BW degradation
- Config 8 (Part-Cr + FP):
 - 89% less WCD
 - 0.85% BW degradation



Bandwidth

RESULTS


- Normalized to WB-expr
- WB-analytical is very pessimistic
- WB improves avg case
 - noWb-expr is 2.84x on average as compared to Wb-expr
 - even reaches 10x



Write Batching Effect

RESULTS

- Config. 1 & 2 & 8 offers complete isolation





Sensitivity to # Processors

RESULTS

- Config. 1 & 2 & 8 offers complete isolation




- Config. 1 and 2: *Part-All*
- Config. 8: *Part-Cr with fixed priority*



Sensitivity to # Processors

RESULTS




- Config 1 & 2 & 8 offers complete isolation
- Config 6 & 7 offers isolation from non-cr PEs



Sensitivity to # Processors

RESULTS

- Config 1 & 2 & 8 offers complete isolation
- Config 6 & 7 offers isolation from non-cr PEs
- Config 3, 4, 9 are more vulnerable to WCD↑ when Pncr↑





- Config. 6 & 7: deploy *fixed priority*
- Config. 3&4&9: non-cr PEs are OOO
- Config. 5&10: non-cr PEs are in-order

Sensitivity to # Processors

RESULTS

- Config 1 & 2 & 8 offers complete isolation
- Config 6 & 7 offers isolation from non-cr PEs
- Config 3, 4, 9 are more vulnerable to WCD↑ when Pncr↑






In fact, slope is 4x, why -> #pending reqs is 4

Sensitivity to # Processors



RESULTS

- Config 1 & 2 & 8 offers complete isolation
- Config 6 & 7 offers isolation from non-cr PEs
- Config 9 & 10 offers isolation from cr PEs
- Config 3,4,9 are more vulnerable to WCD↑ when Pncr↑
- Config 3,6 are more vulnerable to WCD↑ when Pcr↑



Sensitivity to # Processors

RESULTS



Sensitivity to FR-FCFS thr.

RESULTS


- Heterogeneous MPSoCs are important for Mixed Criticality Systems

Summary & Conclusions

- Heterogeneous MPSoCs are important for Mixed Criticality Systems
- We derived a generalized analysis that bounds the per-request DRAM interference delay in MPSoCs


Summary & Conclusions

- Heterogeneous MPSoCs are important for Mixed Criticality Systems
- We derived a generalized analysis that bounds the per-request DRAM interference delay in MPSoCs




Summary & Conclusions

- We derived a generalized analysis that bounds the per-request DRAM interference delay in MPSoCs




Summary & Conclusions

- We derived a generalized analysis that bounds the per-request DRAM interference delay in MPSoCs




Summary & Conclusions

- We derived a generalized analysis that bounds the per-request DRAM interference delay in MPSoCs




Summary & Conclusions

- We derived a generalized analysis that bounds the per-request DRAM interference delay in MPSoCs



Summary & Conclusions

- We derived a generalized analysis that bounds the per-request DRAM interference delay in MPSoCs




Summary & Conclusions

- We derived a general interference delay model

Main lessons:

1. DRAM's WCD significantly depends on MPSoC features




Summary & Conclusions

- We derived a general interference delay model


Main lessons:

1. DRAM's WCD significantly depends on MPSoC features
2. Identified features that lead to unbounded WCD



Summary & Conclusions

- We derived a general interference delay model




Main lessons:

1. DRAM's WCD significantly depends on MPSoC features
2. Identified features that lead to unbounded WCD
3. leveraging existing features such as PE prioritization can allow the designer to better trade-off the maximum delay for critical applications and the bandwidth for non-critical ones.

Summary & Conclusions

- We derived a general interference delay model





Main lessons:

1. DRAM's WCD significantly depends on MPSoC features
2. Identified features that lead to unbounded WCD
3. leveraging existing features such as PE prioritization can allow the designer to better trade-off the maximum delay for critical applications and the bandwidth for non-critical ones.
4. There is interdependency among the effects of the features on both the delay and the bandwidth. Existence of some features can countermand the effect of other features

Summary & Conclusions

- Config 1 & 2 & 8 offers complete isolation from FR-FCFS reordering

- Config. 1 and 2: *Part-All*
- Config. 8: *Part-Cr with fixed priority*





Sensitivity to FR-FCFS thr.

RESULTS

- Config 1 & 2 & 8 offers complete isolation from FR-FCFS threshold
- Configs 3-7 & 10 scales linearly with FR-FCFS threshold


- Slope is the same for these configs
- $L^{Reorder}$ component depends only on thr and JEDEC constraints
- Reordering has huge impact on WCD



Sensitivity to FR-FCFS thr.

RESULTS

- We derived a general interference delay model



Main lessons:

1. DRAM's WCD significantly depends on MPSoC features
2. Identified features that lead to unbounded WCD
3. leveraging existing features such as PE prioritization can allow the designer to better trade-off the maximum delay for critical applications and the bandwidth for non-critical ones.
4. There is interdependency among the effects of the features on both the delay and the bandwidth. Existence of some features can countermand the effect of other features
5. Although write batching mechanism works well in the average case, it unfortunately induces pathological cases that result in high bounds on per-request delay

Summary & Conclusions



Main lessons:

1. DRAM's WCD significantly depends on MPSoC features
2. Identified features that lead to unbounded WCD
3. leveraging existing features such as PE prioritization can allow the designer to better trade-off the maximum delay for critical applications and the bandwidth for non-critical ones.
4. There is interdependency among the effects of the features on both the delay and the bandwidth. Existence of some features can countermand the effect of other features
5. Although write batching mechanism works well in the average case, it unfortunately induces pathological cases that result in high bounds on per-request delay

Summary & Conclusions