

Discriminative Coherence: Balancing Performance and Latency Bounds in Datasharing Multi-Core Real-Time Systems



Mohamed Hassan







Outline

MOTIVATION 01 EXISTING 02 OBSE





Data is a Key in all modern applications

| tor tors | Air Data Actuator Control Rreference Unit Electronics | \square |
|-----------------------------|---|-----------|
| 2 | | \square |
| -Q- | | |
| | | |
| ft Infor magem System | Flap/Slat Proximity Electronics Unit Electronics Unit ent | E . |
| | | |





Common Data Communication Approaches

Adopts an independent-task model → No communication amongst tasks

Enforcing complete isolation between tasks.
At the shared cache: strict cache partitioning and coloring
At the DRAM: bank privatization



- May result in a poor memory or cache utilization
 - e.g.: a task has conflict misses, while other partitions may remain underutilized
- Does not scale with increasing number of cores
 - e.g.: number of PEs \leq number of DRAM banks
- Not viable in emerging systems due to increased functionality and massive data

Common Data Communication Approaches





✓ Simpler timing analysis × Hardware changes × Long execution time

Solution: No caching of shared data [Hardy et al., RTSS'09] [Lesage et al., RTNS'10] [Bansal et al., arXiv'19] [Chisholm et al., RTSS'16]





The mainstream solution is to provide shared memory and prevent incoherence through a hardware cache coherence protocol, making caches functionally invisible to software.

Coherence is the norm in COTS platforms

DOI:10.1145/2209249.2209269

On-chip hardware coherence can scale gracefully as the number of cores increases.

BY MILO M.K. MARTIN, MARK D. HILL, AND DANIEL J. SORIN

Why On-Chip Cache **Coherence Is** Here to Stay

SHARED MEMORY IS the dominant low-level communication paradigm in today's mainstream multicore processors. In a shared-memory system, the (processor) cores communicate via loads and stores to a shared address space. The cores use caches to reduce the average memory latency and memory traffic. Caches are thus beneficial, but private caches lead to the possibility of cache incoherence. The mainstream solution is to provide shared memory and prevent incoherence through a hardware cache coherence protocol, making caches functionally invisible to software. The incoherence problem and basic hardware coherence solution are outlined in the sidebar, "The Problem of Incoherence," page 86.

Cache-coherent shared memory is provided by mainstream servers, desktops, laptops, and mobile devices and is available from all major vendors, including AMD, ARM, IBM, Intel, and Oracle (Sun).

78 COMMUNICATIONS OF THE ACM | JULY 2012 | VOL. 55 | NO.

Existing Solutions







Benefit of Coherence: Up to 3x performance

OBSERVATIONS





Problem: Coherence effect on WC









How do we improve over that? Where does this large WCL come from "exactly"?

Problem of PMSI: Coherence effect on WC OBSERVATIONS









PMSI Flow Diagram







PMSI WC Scenario









PMSI WC Scenario





Another observation: Writes represent small % of most applications

OBSERVATIONS





DISCO: Discriminative Coherence

Solution: Eliminate this pathological scenario by design How? \rightarrow No modified data in private caches







DISCO: Discriminative Coherence







Same WCL as ByPassing!

DISCO: Discriminative Coherence

DISCO-AllW ByPass DISCO-AllW ByPass Disco-AllW ByPass Disco-AllW ByPass Disco-AllW ByPass Disco-AllW Disco-All





Performance?: Better overall compared to PMSI!!

DISCO: Discriminative Coherence





But worse for BMs that leverage write hits (...)

DISCO: Discriminative Coherence



Solution: Eliminate this pathological scenario by design How? -> No modified "Shared" data in private caches

DISCO-SharedW: Discriminative Coherence for only Shared Writes!









DISCO-SharedW: Discriminative Coherence for only Shared Writes!









DISCO-SharedW: Discriminative Coherence for only Shared Writes!

PMSI DISCO-AllW ByPassAll DISCO-SharedW





Per-Request WCL





Per-Request WCL





Total WCL



| | Per-req WCL | | Total WCL | | | Avg. Performance | | | | |
|---------------|-------------|---------|-----------|------|-------|------------------|-------|------|-------|------|
| | PMSI | ByPass | PN | ISI | ByPa | ass | PM | SI | ByPa | ass |
| | | | | | | | | | | |
| | ana | lytical | Up to | Avg. | Up to | Avg. | Up to | Avg. | Up to | Avg. |
| DISCO-AllW | 7.2x | Same | 3.3x | 2x | 65% | 42% | 100% | 12% | 2.8x | 1.5x |
| DISCO-SharedW | 7.2x | Same | 6x | 3.5x | 3.8x | 1.5x | 3.2x | 1.6x | 11.4x | 5.3x |

DISCO-SharedW: Discriminative Coherence for only Shared Writes!





Solution: Eliminate this pathological scenario by design How? \rightarrow No modified data in private caches



DISCO: Discriminative Coherence



Solution: Eliminate this pathological scenario by design How? \rightarrow No modified "Shared" data in private caches

> Req arrive at private cache

Coherence provides up to 3X performance

DISCO-SharedW: Discriminative Coherence for only Shared Writes!



| | Per-r | eq WCL | | Total WCL | | | Avg. Performance | | | |
|---------------|-------|---------|-------|-----------|-------|------|------------------|------|-------|------|
| | PMSI | ByPass | PM | ISI | ByPa | ass | PM | SI | ByP | ass |
| | ana | lytical | Up to | Avg. | Up to | Avg. | Up to | Avg. | Up to | Avg. |
| DISCO-AllW | 7.2x | Same | 3.3x | 2x | 65% | 42% | 100% | 12% | 2.8x | 1.5x |
| DISCO-SharedW | 7.2x | Same | 6х | 3.5x | 3.8x | 1.5x | 3.2x | 1.6x | 11.4x | 5.3x |





mohamed.Hassan@mcmaster.ca



| C0 | C1 | C0 | C1 | C2 | C0 | C1 |
|----|----|----|----|----|----|----|
| _ | | | | | | |

| C2 | C1 | C0 | C1 | C0 |
|----|----|----|----|----|
| | | | | |

| CO 1-50 | |
|---------|--|
| | |

C2

| CO | C2 | CO | C1 | C2 | CO | C1 |
|----|----|----|----|----|----|----|
| | | | | | | |

| | C1 | C2 | C0 |
|--|----|----|----|
| | | | |

| CO 1-50 | |
|---------|--|
| | |

C2

- PISCOT: If (current core "TDM slot" has a pending request)
 - SCHEDULE IT
- MSI:
 - If (current core "FCFS order" has a pending request)
 - SCHEDULE IT
- UNIFIED:
 - If (current core "FCFS" has something)
 - If (No request is being serviced)
 - SCHEDULE IT
- OOO solution:

 Superset of PISCOT
 - If (current core "FCFS" has something)
 - If (No request is being serviced From same core)
 - SCHEDULE IT

Results

- [8 Pending Requests] as from OOO
- WCL (both SPLASH and EEMBC):

 - Analytical and experimental: PISCOT-C2C and PISCOT-nC2C (both IO and OOO) MSI (SPLIT or Unified) has a bad bound (OOO)
 - PMSI WCL (Use current numbers)
- Average Case (ONLY splash):
 - PISCOT C2C and PISCOT-nC2C and MSI split and MSI unified (both IO and OOO)
 - Execution time
 - Average Latency and BW