Dynamically-Scheduled Machines

• In a **Statically-Scheduled machine**, the compiler schedules all instructions to avoid data-hazards: the ID unit may require that instructions can issue together without hazards, otherwise the ID unit inserts **stalls** until the hazards clear

• This section will deal with **Dynamically-Scheduled machines**, where **hardwarebased** techniques are used to detect are remove avoidable data-hazards automatically, to allow '**out-of-order**' execution, and improve performance

• Dynamic scheduling used in the Pentium III and 4, the AMD Athlon, the MIPS R10000, the SUN Ultra-SPARC III; the IBM Power chips, the IBM/Motorola PowerPC, the HP Alpha 21264, the Intel Dual-Core and Quad-Core processors

• In contrast, **static multiple-issue** with compiler-based scheduling is used in the Intel IA-64 **Itanium** architectures

• In 2007, the dual-core and quad-core Intel processors use the Pentium 5 family of **dynamically-scheduled** processors. The Itanium has had a hard time gaining market share.

Ch. 6, Advanced Pipelining-DYNAMIC, slide 1

© Ted Szymanski

Dynamic Scheduling - the Idea

(class text - pg 168, 171, 5th ed.)

DIVD	F0 , F2, F4	
ADDD	F10, <mark>F0</mark> , F8	- data hazard, stall issue for 23 cc
SUBD	F12, F8, F14	- SUBD inherits 23 cc of stalls

• ADDD depends on DIVD; in a static scheduled machine, the **ID unit** detects the hazard and causes the basic pipeline to stall for 23 cc

• The SUBD instruction cannot execute because the pipeline has stalled, even though SUBD does not logically depend upon either previous instruction

• suppose the machine architecture was re-organized to let the SUBD and subsequent instructions "<u>bypass</u>" the previous stalled instruction (the ADDD) and proceed with its execution -> we would allow "**out-of-order**" execution

• however, out-of-order execution would allow out-of-order completion, which may allow RW (Read-Write) and WW (Write-Write) data hazards

• a RW and WW hazard occurs when the reads/writes complete in the wrong order, destroying the data. We would need to handle these hazards.

Dynamic Scheduling - the Idea

(class text, pg. 169)

DIVD	F0 , F2, F4
ADDD	F6 , F0 , F8
SUBD	F8 , F10, F14
MULD	F6 , F10, F8

• there is a RW data hazard between ADDD and SUBD (ADDD reads **F8**, SUBD writes **F8**, even though there is no logical flow of information between the instructions); if they execute in the wrong order the program is incorrect; in a **statically-scheduled machine**, the **ID Unit** will stall to preserve order of R & W

• there is an WW data-hazard between ADDD and MULD (both write **F6**, even though there is no logical flow of information between the two instructions); if they execute in the wrong order the program is incorrect; in a **statically scheduled machine**, the **ID Unit** will stall to preserve order of W & W

• these problems can be solved, and this code sequence can execute as fast as possible, by using "Tomasulo's algorithm" (also called "Dynamic Scheduling")

Ch. 6, Advanced Pipelining-DYNAMIC, slide 3

© Ted Szymanski

Dynamic Scheduling - the Idea

DIVD	F0 , F2, F4
ADDD	F6 , F0 , F8 - unavoidable data hazard, stall 23 cc
SUBD	F8 , F10, F14
MULD	F6 , F10, F8

• Here is the same example ; in a static machine, the **ID unit** will stall the **ADDD** until the hazards clear

• suppose we create some temporary registers, called nF6 and nF8, and we "rename" the second occurrences of F6 and F8 to use these new registers; this sequence avoids the hazards, and is logically equivalent (gives the same answer):

DIVD	F0 , F2, F4
ADDD	F6, F0 , F8
SUBD	n F8 , F10, F14
MULD	nF6, F10, nF8

• we can now let the SUBD and MULD instructions execute **out-of-order**, since there are no RW or WW hazards

Tomasulo's Algorithm = Dynamic Scheduling

• Most advanced CPUs (PowerPC, MIPS, Pentium) now implement **Tomasulo's** algorithm, originally proposed in 1960s for large supercomputers

• Basic ideas:

- (i) hardware can unroll loops and execute multiple iterations optimally, without compiler loop unrolling and scheduling

- (ii) hardware automatically bypasses "data hazards" without stalling pipelines whenever possible

- (iii) hardware **issues** instructions at maximum rate without data hazard stalls; ID **never stalls due to data-hazards**; it only stalls due to **structural-hazards**

• hardware performs "**register-renaming**" function automatically, eliminating RW and WW data-hazards - this is probably the trickiest part of

Ch. 6, Advanced Pipelining-DYNAMIC, slide 5

© Ted Szymanski

Hardware Organization (class text - pg. 173,174)

• How "dynamic scheduling" is accomplished:


- (i) several Functional Units (FUs), i.e., MULT, DIV, SRT, ADD/SUB, etc

- (ii) each **Functional Unit** contains a "**Reservation Station**", which queues several instructions to be performed and their operands if they are ready. If operands are not ready, it queues pointers to other **FU**s that will **produce** the operands (these pointers are called "**tags**")

-(iii) as an instruction is **issued** at the **Instruction Queue (ID stage)**, its (**operands** are **pre-fetched**) **OR** (**tags** are **pre-fetched**) from the registers and stored along with the instruction in the appropriate Reservation Station

- basically, an instruction copies its operands when it issues, and takes its operands with it to the reservation station, if the operands are ready; if the operand(s) are not ready, the instruction takes an 'I-owe-you' (IOU or "pointer" or 'tag') for the operand and will capture the operand once it is computed using the IOU

- an operand can move directly from a "**producer**" FU to a "**consumer**" RS, bypassing the register file and removing all data-hazards



Dynamic Scheduling : Tomasulo's Algorithm

- (iv) new results computed in a Functional Unit are **broadcasted** to all Reservation Stations (via a broadcast over the "**Common Data Bus**"), and written back to registers at same time

- Net affect: to eliminate all the RW and WW **data hazards** involved with reading and writing to registers; this solution relies upon broadcasting results as they become available to all Reservation Stations who took an **IOU** for the result

• Tomasulo's algorithm decouples instruction **issue** from instruction **execution**; the algorithm will keep issuing instructions (in the ID stage) as long as there is room in the Reservation Stations; it <u>never stalls</u> instruction issues due to data-hazards

• Instruction Issues will only stall if a Reservation Station is full (structural hazard)

• A data hazard cannot cause instruction issues to stall in **dynamic-scheduling**; Compare with a **linear static-scheduled pipeline**: If a LOAD results in a cache miss, the entire pipeline must stall until the memory read is completed, which can take 100s cc. The entire pipeline must stall, because the Load cannot move into the Write-Back stage until it is ready to write. Other instructions must stall, because they cannot "**bypass**" the Load.

Ch. 6, Advanced Pipelining-DYNAMIC, slide 9

© Ted Szymanski

Three Basic Steps (ref text - pg. 174)

• 3 main steps to complete an instruction, each can take many clock cycles:


• (1) **ISSUE**: get instruction from Instruction Queue; if there is an empty Reservation Station for the instruction (ie ADD, MULT, DIV), then issue the instruction to the RS, and fetch its operands if they are available and forward to the RS; otherwise, forward a "tag" (a pointer to the FU that will generate the operand(s)) to RS (this implements "*register renaming*"). If there is no empty RS for the instruction, we have a structural-hazard and must stall pipeline


• (2) **EXECUTE**: at every RS: if operand is not ready, monitor the CDB waiting for that register to be written by the correct producer; copy the result into the RS when it appears on the CBD using the **IOU** (or **tag**) When both operands are ready, execute the instruction if FU is not busy, or label instruction as ready to execute if the FU is busy

• (3) **WRITE RESULT**: at every FU: when a result is computed, write it over the Common Data Bus to the destination register and to any waiting Reservation Stations that have an IOU for that operand

• all WW and RW data-hazards are automatically avoided, through the register renaming process

• data structures to implement the logic are distributed through the Reservation Stations





	xample -	#1- Sequ	ience of	f Instruct	tions
	_				
Single-Iss	Je, Dvna	mic Sche	edulina		
			j		
Assumptions:					
(1) FP ADDER is a 4	stage pipeline, I	FP MULT is an 8 s	stage pipeline		
(2) FP DIV is a 24 st	age unit, non-p	ipelined			
(3) Write-Back (WB)	takes 1 cc				
(3) FP Data forward	ng occurs in Wr	rite-Back (WB) co	C		
except for intege	er forwarding (w	which takes 0 cc)			
(4) the EX column sl	nows the execu	tion times in the	integer ALU u	nit, and the FP uni	ts, to save space
(5) Multiple Integer A	LU units, to av	oid structural haz	zards		
(6) Mem read/write	take 1 cc (we h	nave perfect men	nory with cac	ne hits)	
(7) Reservation-stat	ions are infinite	ly deep (there ar	e no structura	l hazards)	
				Forwarding/	
Instruction	Issue cc	Execute cc	Mem cc	Write-Back cc	Hazard
LD F6 , 34(R2)	1	2	3	4	
	2	2	4	5	
LD F2, 45(R3) MULTD F0, F2, F4	3	613	4	14	wait for F2, forwarded in cc 5
SUBD F8, F6, F2	4	69		14	wait for F2, forwarded in cc 5
DIVD F10, F0, F6		1538		39	wait for F0, forwarded in cc 1
ADDD F6, F8, F2	6	1114		15	wait on F8, forwarded in cc 1
ADDD FO, FO, FZ	0	1114		15	wait off Fo, forwarded in cc 1

•

Ch. 6, Advanced Pipelining-DYNAMIC, slide 13

© Ted Szymanski

Example #2 - Concept of 'Tags' for Operands

	EXAMPLE: INI	TIAL STAT	E, Registers	(and 'I	OU's for Opera	ands)			
						Register	Valid	Producer	Write-#
	instruction	Operand A	Operand B						
Instruction				1	FO	0	1		
Queue					F2	20	1		
	MULTD F6,F8,F12	F8	F12		F4	60	1		
j+3		F8	F12		F6	0	1		
j+2	MULTD F12,F6,F8		F8		F8	0	1		
j+1	SUBD F8,F6,F2	F6	F2	1	F10	0	1	1	
j	ADDD F6,F4,F2	F4	F2	1	F12	0	1	[
-					F14	0	1	1	
ID Unit									
Consider the	e state of the register	rs on the left, a	as the instructions	issue.	together, a (produ	cer and write	-#) form an 'I(OU' for an op	erand
	RESERVATION-STATI	ON			RESERVATION-STA	TION			
				_					
								4	
				4					
								1	
						_			
	FP ADD/SUB PIPELIN				FP MULT Pipeline				

• state of registers, before any instruction has issued.

	EXAM	PLE: FIN	AL STATE.	Registers (a	and 'IOU	's for Operand	ls)			
			,							
							Register	Valid	Producer	Write-#
	instruct	ion	Operand A	Operand B						
Instruction						F0	0	-		
Queue						F2	20	-		
	MULTD	F6,F8,F12		F12		F4	60			
j+3	ADDD	F6,F8,F12		F12		F6	0		FP-MULTD	
j+2		F12,F6,F8		F8		F8	0		FP-SUB	_
j+1		F8,F6,F2	F6	F2		F10	0			_
j	ADDD	F6,F4,F2	F4	F2		F12	0	-	FP-MULT	_
						F14	0	1		
ID Unit										
C				the least street	1					
Consider the	e state or	the register	s on the left, as	the instructions		producer, a registe	r and a write #)	form on ITOUI fo		
						FP-ADD(F6,1) denote				
					Example:	rP-ADD(r6,1) denote	s the first write i	o ro by the re-	ADD TUTICUOTA	arumic
	DESEDV	ATION-STATI	ON			RESERVATION-STAT	ION			
	KEDEK					RESERVATION STAT	1011			
					1				1	
									1	
	ADDD	F6,F8,F12	FP-ADD(F6,1)	FP-MULT(F12,1)	1					
	SUBD	F8,F6,F2	FP-ADD(F6,1)	20	1	MULTD F6,F8.F12	FP-SUB(F8,1)	FP-MULT(F12,1)		
	ADDD	F6,F4,F2	60	20	1	MULTD F12,F6,F8	FP-ADD(F6,1)	FP-SUB(F8,1)	1	
								/		
	FP ADD/	SUB PIPELIN	IE			FP MULT Pipeline				

• we assume no functional unit has started execution yet, since we are trying to show the data forwarding using IOUs

Ch. 6, Advanced Pipelining-DYNAMIC, slide 15

© Ted Szymanski

Dynamic Loop Unrolling (text, pg 179)

• Consider the loop to multiply a vector by a scalar in F31;

Loop:	LD	F0, 0(R1)	; R1 = pointer to element in memory
	MULD	F4, F0, F31	; add scalar in F2, store in F4
	SD	0(R1), F4	; store into memory
	SUBI	R1, R1, #8	; dec pointer by 8 bytes (size of FP)
	BNEZ	R1, Loop	

• lets assume "cancelling branches-PREDICT-TAKEN" (ie predict that branches are always taken)

• Tomasulo's algorithm will <u>unroll the loop and issue as many instructions as it can</u>, until it encounters a **structural-hazard** - effectively decouples the issue from the computation !

• hardware dynamically unrolls the loop and eliminates all RW and WW data-hazards

• Tomasulo's algorithm does not require many temporary FP registers to store intermediate results, since intermediates are <u>implicitly stored</u> in the Reservation Station Buffers. Recall that when the compiler unrolled the loop, we needed many extra FP registers to avoid RW and WW hazards.

Example #3 - Automatic Loop Unrolling, Single Issue

(Example done in class, 2012)

	Accum	nptions (same a	s before)					
		assumptions:	sbeiblej					
		sume 'Cancelling	-Branchos w	ith PREDICT	TAKEN" Accum	o IE unit undat	os BC and	
	(0) //5	sume cancelling			of the loop in t		es re anu	
	(0) 40	ourse instruction					branch is resolved	
	(9) AS	sume instruction		-SPECULATIVE		IIIII AFTER UNE L	Staticit is resolved	
	(10) T	here are 2 MEM			execution)			
		All writebacks ar			Para pipalipad	and take 2 co		
						and take 2 cc	•	
	(12) A	ssume CDB has	infinite capao	city for writeba	ICKS			
	Instru	ction	Issue	Execute	Mem	Write-Back	Hazard	
loop	LD	F0, 0(R1)	1	2	34	56		
	MULD	F4,F0,F2	2	714		1516	wait for F0	
1st iteration	SD	F4,0(R1)	3	4	1718		wait for F4	
	SUBI	R1,R1, #-8	4	5		67		
*	BNE	R1,loop	5	6			R1 forwarded in 0 cc	
	LD	F0, 0(R1)	6	7	89	1011	execution starts after t	anch resolved
		F4,F0,F2	7	1219		2021	wait for F0	
2nd iteration		F4,0(R1)	8	9	2223	201122	wait for F4	
	SUBI		9	10	22.120	1112		
	BNE	R1,loop	10	11				
	LD	F0, 0(R1)	11	12	1314	1516		
		F4,F0,F2	12	1724		2526	wait for F0	
	SD	F4,0(R1)	13	14	2728		wait for F4	
	SUBI		14	15		1617		
	BNE	R1,loop	15	16				

Ch. 6, Advanced Pipelining-DYNAMIC, slide 17

© Ted Szymanski

Concept of 'Steady-State' Performance

• Referring to last slide, lets examine loop iterations, to see if a 'steady-state' is reached

• Here is a definition of '**steady-state**' for a loop: The '**STATE**' of the machine remains constant, when viewed at recurring event times in each loop iteration. The state includes the number of queued instructions in the reservation stations.

• A '**recurrent event time**' is defined as the clock cycle when any event for a recurring instruction starts or ends, ie, the issue clock cycle for the same instruction in every loop, or the start of the execution for the same instruction in every loop

• The '**STATE**' of the machine includes: (a) the number of instructions queued in each type of Reservation Station.

• If a Steady-State is reached, then we can **estimate the machine performance** using this formula:

• (performance) = (Flops per iteration/clock cycles per iteration) * (Clock Rate)

• This is an estimate, because it ignores the times to **fill-up** the pipelines at the beginning of a loop, and it ignores the time to **flush** the pipelines at the end of a loop

• For large loops, these **fill-up and flush** times become negligible and the performance estimate is quite accurate

Dynamic Loop Unrolling - Comments

- Referring to last slide, lets examine loop iterations, to see if a 'steady-state' is reached
- The 1st LD starts EX in each loop iteration at times: 2, 7, 12,
- The 1st LD starts MEM in each loop iteration at times: 3, 8, 13,
- The 1st LD starts WB in each loop iteration at times: 5, 10, 15,

• Define **'Delta-T (j, j-1)**' as the difference between the starting clock cycle of 2 identical recurring events in loops (j) and (j-1)

- lets pick an recurring event = cc that the 1st LD starts EX stage in each iteration
- Observe that **Delta-T** (2, 1) = 5 cc
- Observe that **Delta-T** (3, 2) = 5 cc
- Observe that loop 3 appears to be have reached a steady state

• the ending state of the machine for iteration 3 is the same as the ending state of the machine for iteration 2, except all cc's are shifted by +5 cc: The queues in the reservation stations do not grow.

• Lets add another loop iteration to our table and see:

Ch. 6, Advanced Pipelining-DYNAMIC, slide 19

		nptions (same	as before)				
		assumptions:					
	(8) As	sume 'Cancellii			TAKEN". Assume		es PC and
					of the loop in t		
	(9) As	sume instruction				ntil <u>AFTER</u> the b	branch is resolved
				-SPECULATIVE	' execution)		
		here are 2 MEI					
					B are pipelined	and take 2 cc	
	(12) A	ssume CDB ha	s infinite capa	city for writeba	icks		
	Instru	ction	Issue	Execute	Mem	Write-Back	Hazard
loop	LD	F0, 0(R1)	1	2	34	56	
	MULD	F4,F0,F2	2	714		1516	wait for F0
1st iteration	SD	F4,0(R1)	3	4	1718		wait for F4
	SUBI	R1,R1, #-8	4	5		67	
*	BNE	R1,loop	5	6			R1 forwarded in 0 cc
	LD	F0, 0(R1)	6	7	89	1011	execution starts after branch resolved
		F4,F0,F2	7	1219		2021	wait for F0
2nd iteration		F4,0(R1)	8	9	2223		wait for F4
		R1,R1, #-8	9	10	22.125	1112	Huicion 14
	BNE	R1,loop	10	11			
	LD	F0, 0(R1)	11	12	1314	1516	execution starts after branch resolved
	MULD	F4,F0,F2	12	1724		2526	wait for F0
	SD	F4,0(R1)	13	14	2728		wait for F4
	SUBI	R1,T1, #-8	14	15		1617	
	BNE	R1,loop	15	16			
	LD	F0, 0(R1)	16	17	1819	2021	execution starts after branch resolved
	MULD	F4,F0,F2	17	2229		3031	wait for F0
	SD	F4,0(R1)	18	19	3233		wait for F4
	SUBI	R1,T1, #-8	19	20		2122	
	BNE	R1,loop	20	21			

• this loop has reached a 'steady-state'. For loop iterations $j \ge 2$, Delta-T = 5 clock cycles.

• the number of instructions queued in each Reservation Station will remain constant, at the same recurring event time within each loop iteration => the queue of instructions in RS does not grow or diminish, but remains constant

Ch. 6, Advanced Pipelining-DYNAMIC, slide 20

 Program : A LOOP of the f 				
This example illustrates the po	wer of Tomasulo's a	gorithm, to fetch	and issue instructions.	
and it also illustrates a long se				
Assumptions (Data)				
 N = loop counter in R3, 				
· R1 points to the start of ver	ctor X in memory			
· 2 is a floating point scalar in	register F2			
Assumptions (Hardware):				
 assume a 8 stage MULD unit, 				
 assume branch-prediction, P 				
 assume NON-SPECULATIVE e 			nust wait for branch re	esolution before execution
 assume branches are resolved 		in 1 cc		
 assume a single issue maching 				
 assume many FUs and deep r 	reservation-stations,			
 assume many FUs and deep r 	reservation-stations,			
 assume many FUs and deep r assume that result forwardi 	reservation-stations,			
assume many FUs and deep r assume that result forwardi Observations:	reservation-stations, ng over the CDB Writ			
 assume many FUs and deep r assume that result forwardi Observations: there are 6 instructions per 	reservation-stations, ng over the CDB Writ loop iteration	e-Back takes 1 cc		
 assume many FUs and deep r assume that result forwardi Observations: there are 6 instructions per after 6*N clock cycles, loop 	reservation-stations, ng over the CDB Writ loop iteration instructions must st	e-Back takes 1 cc		
 assume many FUs and deep n assume that result forwardi Observations: there are 6 instructions per after 6*N clock cycles, loop due to the Cancelling-Branch 	reservation-stations, ng over the CDB Writ loop iteration instructions must st -Predict-Taken scher	e-Back takes 1 cc op issuing ne, the machine ca	an start issuing the pro	oper instruction in cc. 7
 assume many FUs and deep n assume that result forwardi Observations: there are 6 instructions per after 6*N clock cycles, loop due to the Cancelling-Branch 	reservation-stations, ng over the CDB Writ loop iteration instructions must st -Predict-Taken scher	e-Back takes 1 cc op issuing ne, the machine ca	an start issuing the pro	oper instruction in cc. 7
 assume many FUs and deep r assume that result forwardi Observations: there are 6 instructions per 	reservation-stations, ng over the CDB Writ loop iteration instructions must st -Predict-Taken scher ns, and each is NOT d	e-Back takes 1 cc op issuing ne, the machine ca ata-dependent on t	an start issuing the protious MULD;	oper instruction in cc. 7

сс		Instruc	tion	Issue	Execute	Mem	Write-Bacl	Hazard	I	
1	loop	LD	F0, 0(R1)	1	2	3	4			
2		MULD	F0,F0,F2	2	512		13	wait for FO,	WB in cc 4	
3		SD	F0, 0(R1)	3	4	14		wait for FO,	WB in cc 13	
4		ADDI	R1,R1, #8	4	5		6			
5		ADDI	R3,R3,#-1	5	6		7			
6		BGEZ	R3, loop	6	8			wait for R3,	WB in cc 7	
7		LD	F0, 0(R1)	7	9	10	11	wait for bra	nch resolution , be	fore execution
8		MULD	F0,F0,F2	8	1219		20	wait for FO,	WB in cc 11	
9		SD	F0, 0(R1)	9	10	21		wait for FO,	WB in cc 20	
10		ADDI	R1,R1, #8	10	11		12			
11		ADDI	R3,R3,#-1	11	12		13			
12		BGEZ	R3, loop	12	14			wait for R3,	WB in cc 13	
13		LD	F0, 0(R1)	13	15	16	17	wait for bra	nch resolution , be	fore execution
14		MULD	F0,F0,F2	14	1825		26	wait for FO,	WB in cc 17	
15		SD	F0, 0(R1)	15	16	27		wait for FO,	WB in cc 26	
16		ADDI	R1,R1, #8	16	17		18			
17		ADDI	R3,R3,#-1	17	18		19			
18		BGEZ	R3, loop	18	20			wait for R3,	WB in cc 19	
19		LD	F0, 0(R1)	19	21	22	23	wait for bra	nch resolution , be	fore execution
20		MULTD	F0,F0,F2	20	2431		32	wait for FO,	WB in cc 23	
21		SD	F0, 0(R1)	21	22	33		wait for FO,	WB in cc 32	
22		ADDI	R1,R1, #8	22						
23		ADDI	R3,R3,#-1	23						
24		BGEZ	R3, loop	24						
_										
					· ·				ation, in the ste	eady st
_	Lets pick	one recu	urring instruc	tion, such	as the MUL	D, and lool	k at its execu	ution times	6.	
	• Q3: in it	teration	j, for j>=2, tl	ne MULTD s	starts at tir	ne 6*j cc,	and ends 7 c	c later		
	 Q4: in 1 	00-th it	eration, MULT	D starts e	execute at o	c. 16*100) =600 cc, fi	nishes in c	c. 600+7 cc.	

 Program : A LOOP of the feature 	orm x[j] = x[j] ^ x[j	-]^X[]-2]^^X[]		
This example illustrates the po	wer of Tomasulo's	algorithm, to fetch and i	ssue instructions.	
and it also illustrates a long se				
Assumptions (Data)				
 N = loop counter in R3, 				
 R1 points to the start of vec 	ctor X in memory			
Assumptions (Hardware):				
 assume a 8 stage MULD unit, 				
 assume branch-prediction, P 				
 assume NON-SPECULATIVE e 			wait for branch resolu	tion before executin
 assume branches are resolved 		Il in 1 cc		
 assume a single issue maching 				
 assume many FUs and deep r 			tural hazards	
 assume that result forwarding 	ng over the CDB Wr	ite-Back takes 1 cc		
Oh				
	In one the second term			
• there are 6 instructions per		ten isovier		
 after 6*N clock cycles, loop 	instructions must s		art issuing the proper	instruction in co. 7
 there are 6 instructions per after 6*N clock cycles, loop due to the Cancelling-Branch 	instructions must s -Predict-Taken sch	eme, the machine can st	v , , ,	instruction in cc. 7
 there are 6 instructions per after 6*N clock cycles, loop due to the Cancelling-Branch 	instructions must s -Predict-Taken sch	eme, the machine can st	v , , ,	instruction in cc. 7
• there are 6 instructions per	instructions must s -Predict-Taken sch ns, and each is NOT	eme, the machine can st data-dependent on the p	v , , ,	instruction in cc. 7

1	nstruc	tion	Issue	Execute	Mem	Write-Bac	Hazard		
ρL	D	F2, 0(R1)	1	2	3	4			
•	MULD	F0,F0,F2	2	512	-	13	wait for FO, WB in cc 4		
5	SD	F0, 0(R1)	3	4	14		wait for FO, WB in cc 1		
1	ADDI	R1,R1, #8	4	5		6			
/	ADDI	R3,R3,#-1	5	6		7			
E	BGEZ	R3, loop	6	8			wait for R3, WB in cc 7		
L	D	F2, 0(R1)	7	9	10	11	wait for branch resolut	ion, before execu	ution
N	MULD	F0,F0,F2	8	1421		22	wait for FO, WB in cc 1	3	
5	SD	F0, 0(R1)	9	10	23		wait for FO, WB in cc 2	2	
1	ADDI	R1,R1, #8	10	11		12			
1	ADDI	R3,R3,#-1	11	12		13			
E	3GEZ	R3, loop	12	14			wait for R3, WB in cc 1	3	
L	D	F2, 0(R1)	13	15	16	17	wait for branch resolut	ion, before exect	ution
N	MULD	F0,F0,F2	14	2330		31	wait for FO, WB in cc 2		
5	SD	F0, 0(R1)	15	16	32		wait for FO, WB in cc 3	1	
1	ADDI	R1,R1, #8	16	17		18			
1	ADDI	R3,R3,#-1	17	18		19			
E	BGEZ	R3, loop	18	20			wait for R3, WB in cc 1	9	
L	D	F2, 0(R1)	19	21	22	23	wait for branch resolut	ion, before exect	ution
N	MULTD	F0,F0,F2	20	32 39		40	wait for FO, WB in cc 3	1	
5	SD	F0, 0(R1)	21	22	41		wait for FO, WB in cc 4	0	
1	ADDI	R1,R1, #8	22						
1	ADDI	R3,R3,#-1	23						
E	3GEZ	R3, loop	24						
		ady-state par urring instruc		<u> </u>			h loop iteration, in t	ne steady st	
LS PICK OF	ie rect	aring instruc	cion, such	as the MUL	o, and look	at its exect	ation times.		
)3: in iter	ration j	j, for j>=2, th	e MULTD s	tarts at tin	ne 5+(j-1)*	9 cc, = 9*j-	4 cc, and ends 7 cc	la	
24: in 100	0-th ite	eration, MULT	D starts e	xecute at c	c. 100*9-4	4= 896 cc, f	inishes in cc. 896+7	7 cc.	
24: in 100)-th ite)-th iteration, MULT)-th iteration, MULTD starts e)-th iteration, MULTD starts execute at c)-th iteration, MULTD starts execute at cc. 100*9-4)-th iteration, MULTD starts execute at cc. 100*9-4= 896 cc, f)-th iteration, MULTD starts execute at cc. 100*9-4= 896 cc, finishes in cc. 896+	ation j, for j>=2, the MULTD starts at time 5+(j-1)*9 cc, = 9*j-4 cc, and ends 7 cc la -th iteration, MULTD starts execute at cc. 100*9-4= 896 cc, finishes in cc. 896+7 cc. -rou estimate or compute the number of instructions in the MULTD reservation station, in the st

Observations - Loop with Unavoidable Data-Hazards

• The MULTDs in the last loop have <u>unavoidable data-hazards</u>. They cannot be removed. Each MULTD must wait the result of the previous MULTD.

• Observe that for $j \ge 2$, **Delta-T** (j, j-1) = 6 cc for all instructions <u>except</u> for the MULTD

• Lets define our recurring event as the time the MULTD starts Execution

• Observe that for $j \ge 2$, **Delta-T** (j, j-1) = 9 cc for the **MULTD EX**

• The MULTDs are executing at a much slower rate than all the other instructions, due to their unavoidable data-dependencies

• If we run a loop with 1000 iterations, the issues take 6*1000 cc. The last integer instructions will finish execution at time roughly 6*1000 + 1 cc and will disappear.

• At time = 6000 cc, only floor(6000/9cc) = 667 MULTDs will have finished, and there will be roughly 333 MULTDs left in the MULTD Reservation stations, and 333 SDs in the MEM reservation stations awaiting execution (assuming RSs have infinite capacity)

• At this point, all the instructions have issued, the processor has moved on to a new loop, and the MULTDs and SDs are left to finish as soon as they possibly can

Ch. 6, Advanced Pipelining-DYNAMIC, slide 25

© Ted Szymanski

Final Thoughts

• Tomasulo's algorithm allows **out-of-order** execution; instructions issue as soon a possible, instructions execute as soon as possible

• Avoidable data-hazards are automatically removed. <u>Unavoidable Data-hazards</u> are still present ; suppose we have a long sequence of <u>data-dependent</u> instructions: In a **static-scheduled pipeline**, the ID Unit **stalls the issue** of each instruction until the data hazard clears. With **dynamically-scheduled pipeline**, all instructions issue as soon as possible, and the execution proceeds **as soon as possible**

• The main advantage of Tomasulo's algorithm is that it allows **out-of-order execution** : it lets **other** instructions without data-dependencies execute **out-of-order** when there are data-hazards, and all executions happen as soon as they possibly can

• Good compiler scheduling can approach the performance of Tomasulo's algorithm.

• Tomasulo's algorithm is expensive in hardware. Nevertheless, most supercomputers, the Motorola PowerPC, the Pentiums and the Intel dual-core and quad-core processors (dual Pentiums) all rely on Tomasulo's algorithm for performance.

• In contrast, the 'next generation' processor from Intel/HP, the **Itanium** processor, has moved to a **static-scheduled pipeline**, to avoid hardware cost of Tomasulo's algorithm. However, the commercial acceptance of the Itanium has 'stalled', and time will tell which technique (static vs dynamic scheduling) will rule.

Dynamic Scheduling with Multiple-Issue

• machines which use Tomasulo's algorithm can easily be modified to support multiple-issue

• the next example illustrates a multiple-ISSUE machine

• a problem that arises with multiple issue is branch hazards - branches arrive much faster due to multiple issue; we might have 1 branch per cc

• many loops have a branch at the bottom of the loop, back to the top of the loop

• to keep issuing at maximum rate, we will use BRANCH-PREDICTION, ie predict the branch as taken, so we start the issue for the next loop iteration even before we resolve the branch

© Ted Szymanski

- however, we avoid executing these instructions until we resolve the branch
- we call this mode of execution 'NON-SPECULATIVE EXECUTION'

Ch. 6, Advanced Pipelining-DYNAMIC, slide 27

Example - Non-Speculative Execution Loop Unrolling, 5-Issue Dynamic Scheduling Assumptions * MULTD unit is a 6 stage pipeline * Assume branch-prediction, with PREDICT_TAKEN * Assume NON-SPECULATIVE Execution (ie instructions after a branch cannot start execution until AFTER the branch is resolved) * There are 2 MEM units (2-stage pipeline each) * 4 INT ALUS; depth INT Reservation-Station = 8 instructions * INT forwarding takes 0 cc, WB takes 2 cc Write-Back Hazard Instruction Issue Execute Mem LD F0, 0(R1) 1 2 5..6 loop 3..4 MULD F4,F0,F2 1 7..12 13..14 wait for F0, ready end cc 6 1st iteration SD F4,0(R1) 2 15..16 wait for F4, ready end cc 14 1 SUBI R1,R1, #-8 2 3..4 1 * BNE R1,loop 1 3 wait for R1, ready end cc 2 LD F0, 0(R1) 7...8 execution starts after branch resolved in cc 3 5..6 MULD F4,F0,F2 wait for F0, ready at end of cc 8 9..14 2 15..16 wait for F4, ready end of cc 16 F4,0(R1) 2nd iteration SD 2 4 17..18 SUBI R1,R1, #-8 4 5..6 2 BNE R1,loop wait for R1, ready end 4 2 5 at end cc 2, depth INT-RS = 5 inst.ructions F0, 0(R1) LD 6 7..8 9..10 execution starts after branch resolved in cc 5 MULD F4,F0,F2 11..16 17..18 wait for F0, ready at end of cc 10 3 SD F4,0(R1) 3 6 19..20 wait for F4, ready at end of cc 18 SUBI R1,R1, #-8 3 6 7..8 BNE R1,loop at end of cc 3, depth INT-RS = 8 instructions 3 7 Ch. 6, Advanced Pipelining-DYNAMIC, slide 28 © Ted Szvmanski

LD	F0, 0(R1)	3	6	78	910	execution starts after branch resolved in cc 5
MULD	F4,F0,F2	3	1116		1718	wait for F0, ready at end of cc 10
SD	F4,0(R1)	3	6	1920		wait for F4, ready at end of cc 18
SUBI	R1,R1, #-8	3	6		78	
BNE	R1,loop	3	<u>7</u>			at end of cc 3, depth INT-RS = 8 instructions
LD	F0, 0(R1)	4	8	910	1112	execution starts after branch resolved in cc 7
MULD	F4,F0,F2	4	1318		1920	wait for F0, ready at end of cc 12
SD	F4,0(R1)	4	8	2122		wait for F4, ready at end of cc 20
SUBI	R1,R1, #-8	4	8		910	
BNE	R1,loop	5	9			Struct hazard - depth INT-RS = 8 instructions;
						stall other INT instructions, until INT-RS has ro
LD	F0, 0(R1)	6	10	1112	1314	execution starts after branch resolved in cc 9
MULD	F4,F0,F2	6	1520		2122	wait for F0, ready at end of cc 14
SD	F4,0(R1)	6	10	2324		wait for F4, ready at end of cc 22
SUBI	R1,R1, #-8	6	10		1112	
BNE	R1,loop	7	11			Struct hazard - depth INT-RS = 8 instructions;
This lo	op DOES reac	h a STEADY-ST	ATE: Issues	s are happen	ing with sa	ame Delta-T as execution. DELTA-T = 2 cc
The #	instructions q	ueued up in RS	5 reaches a	steady-stat	e = 8 for c	c 5, 7, 9, 11, etc

- observe that there are structural hazards on the INT Reservation-Station at clock cycles 5, 7,
- 9, 11, etc
- INT instructions fill up in the RS and cannot execute until the prior branches resolve
- the loop appears to reach a steady state at clock cycles 4,5, then 6,7, etc
- it takes 2 ccs to issue 5 instructions, due to structural hazards

© Ted Szymanski

Hardware-Based 'Speculative Execution' (class text - pg. 183)

- recall branches result in large slowdowns for real machines
- in a wide n-issue machine, there may be a branch in every clock cycle
- to exploit more parallelism, we need to remove branch hazards
- solution: use "**SPECULATIVE EXECUTION**" on outcome of branch; predict the branch outcome, and start execution according to your prediction
- similar to the "Branch-Prediction" concept we looked at in the regular linear pipeline
- The main difference is that we now allow instructions to execute and do a '<u>tentative write-</u> back' before we know the outcome of the branch; call these results '<u>speculative results'</u>
- other instructions might use these <u>speculative results</u> and start execution, so they also become speculative instructions
- If our branch prediction was wrong, we must have special hardware support to "remove" all speculated results
- **Speculation** is used in latest PowerPC chip, MIPS chip, Intel Pentium 3 and Pentium 4 chips, the DEC Alpha 21264, and the AMD Athlon chips
- Basic idea: hardware must keep track of "<u>speculated instructions</u>"; once the branch outcome is resolved, the speculated instructions dependent on that branch can be either (1) kept if the branch prediction was correct or (b) be completely undone, with all registers restored to their proper values
- If we keep the results, we say the speculated instructions go through the "Commit" stage

Hardware-Based Speculation (class text - pp. 183-187)

• add a new hardware block called the "Re-Order Buffer"

• when a speculated instructions finishes execution, it writes it results to the **Re-Order** buffer

• the Re-Order buffer stores all speculated instruction results until we know if they are correct or not

• when the branch outcome is determined, if the prediction was correct then the speculated instructions "Commit", and remove their results from the **Re-Order buffer** and copy the results to the Registers


• If the branch was predicted incorrectly, the results of the speculated instructions, which are held in the Re-Order buffer, can be erased since they are useless

• We add the constraint that speculated instructions must commit "<u>in-order</u>" to preserve the correctness of the program

• (pg 227 text) entries in the re-order buffer have 4 fields; the speculated instruction, the destination to be written (registers for ALU operations, memory for STORE instructions), the value to be written back, and the result-ready bit (= '1' when the instruction has completed execution and the value field is valid)

Ch. 6, Advanced Pipelining-DYNAMIC, slide 31

© Ted Szymanski



				•	•	ulativ						
	Loc	p Unrol	ling, 5-	Issue	Dynami	ic Scheo	luling	g				
	Assum	ptions (mostly	the same a	as before)								
	* MUI	TD unit is a 6	stage pipeli	ne								
		ume Branch-Pre			_TAKEN							
	* Assu	me SPECULAT	IVE Executio	on								
		instructions a										
		e are 2 MEM u										
					ion = 8 instruct	ions						
	* INT	forwarding tak	es 0 cc, WE	3 takes 2 (cc		• •					
	T	atta a		5		Muite De de	Commit					
	Instru	ction	Issue	Execut	e Mem	Write-Back	riag	COMMI	Hazard	-		
loop	LD	F0, 0(R1)		1 2	34	56						
	MULD	F4,F0,F2		1 71	2	1314			wait for F0,	ready end	cc 6	
1st iteration	SD	F4,0(R1)		1 2	1516				wait for F4	ready end	cc 14	
	SUBI	R1,R1, #-8		1 2		34						
*	BNE	R1,loop		1 <u>3</u>					wait for R1	, ready end	cc 2	
	LD	F0, 0(R1)		2 3	45	67	4				branch resol	ved in cc 3
		F4,F0,F2		2 81	-	1415	4			ready at er		
2nd iteration		F4,0(R1)		2 3	1617		4		wait for F4,	ready end	of cc 15	
	BNE	R1,R1, #-8 R1,loop		2 3 2 4		45	4		wait for D1	, ready end	2	
	DINE	кі,юор		2 4			4			-RS = 5 ins		
									Depth Int	K5 = 5 m3	ci accions	
	LD	F0, 0(R1)		3 4	56	78	5		execution s	tarts after l	branch resol	ved in cc 4
	MULD	F4,F0,F2		3 91	4	1516	5		wait for F0,	ready at er	nd of cc 8	
	SD	F4,0(R1)		3 4	1718		5		wait for F4,	ready at er	nd of cc 16	
		R1,R1, #-8		3 4		56	5					
	BNE	R1,loop	1	3 5			5		whit for D1	, ready end	4	

© Ted Szymanski

Speculative machine

LD	F0, 0(R1)	3	4	56	78	5	execution starts after branch resolved in cc 4
MULD	F4,F0,F2	3	914		1516	5	wait for F0, ready at end of cc 8
SD	F4,0(R1)	3	4	1718		5	wait for F4, ready at end of cc 16
SUBI	R1,R1, #-8	3	4		56	5	
BNE	R1,loop	3	5			5	wait for R1, ready end 4
							DEPTH INT-RS = 5 instructions
LD	F0, 0(R1)	4	5	67	89	6	execution starts after branch resolved in cc 5
MULD	F4,F0,F2	4	1015		1617	6	wait for F0, ready at end of cc 9
SD	F4,0(R1)	4	5	1819		6	wait for F4, ready at end of cc 17
SUBI	R1,R1, #-8	4	5		67	6	
BNE	R1,loop	4	6			6	wait for R1, ready end 5
							DEPTH INT-RS = 5 instructions
LD	F0, 0(R1)	5	6	78	910	7	execution starts after branch resolved in cc 6
MULD	F4,F0,F2	5	1116		1718	7	wait for F0, ready at end of cc 16
SD	F4,0(R1)	5	6	1920		7	wait for F4, ready at end of cc 25
SUBI	R1,R1, #-8	5	6		78	7	
BNE	R1,loop	5	7			7	wait for R1, ready end 6
							DEPTH INT-RS = 5 instructions
This lo	op DOES reac	h a STEADY-STA	TE: Issues	are happen	ing with sam	ne Delta-T a	s execution. DELTA-T = 3 cc
The #	instructions q	ueued up in RS	is increasi	ng, and mus	t fill up and o	cause Struc	tural Hazards at some point.
Perfor	mance:	(1 FLOP)/(3 o	c) * 4 GHz	- 1.33 CELOR	1000		

Note: delta-t = 1 cc in above

• observe that the structural hazards on the INT Reservation-Station have been removed by speculation, since the INT instructions can execute without waiting for branches to resolve, thereby creating more space in the INT-RS

• the machine now issues at the optimal rate (5 instructions per cc), and executes at the optimal rate

Notes

Ch. 6, Advanced Pipelining-DYNAMIC, slide 35

© Ted Szymanski

Real Stuff: The Pentium 4 Architecture

(Comp Org. text - section 6.10, class text - pg 259, 3rd ed.)

- The Pentium 4 is a dynamically scheduled speculative pipelined machine that executes the old Intel IA-32 instruction set.
- It translates each "difficult-to-pipeline" IA-32 instruction into a series of pipelinable RISC "micro-ops"
- Up to 3 IA-32 instructions are fetched, decoded and translated to micro-ops per clock cycle

• if an IA-32 instruction requires more than 4 micro-ops, its translation takes multiple clock cycles

• Micro-ops are <u>dynamically scheduled using Tomasulo's algorithm</u>, and therefore execute outof-order

• The issue stage can issue up to 3 micro-ops per clock cycle; the commit stage can complete up to 3 micro-ops per second

- The P4 gains its advantage over the P3 as follows:
- deeper pipeline: 20 pipeline stages for the P4, versus 10 stages for the P3
- more functional units (7 units for the P4, versus 5 units for the P3)
- use of a trace cache, to speed up micro-op translation

The Pentium 4 Architecture

• The P4 architecture uses speculation and therefore requires a re-order buffer.

• The P4 uses register-renaming, which is inherent in Tomasulo's algorithm.

• The IA-32 instruction set only has 8 general purpose architectural registers, so running out of registers is a problem. The P4 uses 128 general purpose registers

• P4 allows up to 126 microps to be outstanding at any time, including 48 loads and 24 stores

• For comparison, the IBM PowerPC chip allows up to 400 instructions to be outstanding at any time

• The FP unit in Fig 6.50 (2 slides ahead) actually consists of 2 functional units, so there are 7 functions units in total

• The FP Unit handles the special MMX and SSE2 instruction set additions

• There are 2 Integer ALU units, which operate at twice the processor clock rate, so that 4 integer ops can be computed per clock tick

Ch. 6, Advanced Pipelining-DYNAMIC, slide 37

© Ted Szymanski

The Pentium 4 Architecture (ref text - pg 268, 3rd ed.)

• The P4 architecture requires 2 clock cycles just to drive results across the chip over the busses

• The P4 ALU and data cache operate at twice the clock rate, to lower latency; this high-speed operation is essential to lower potential stalls due to very deep pipeline

• The P4 has a **Branch-Target-Buffer (BTB)*** in the IF unit that is 8 times larger than the P3 BTB, to lower branch mis-prediction rates. It also uses an improved prediction algorithm.

• In 2002: the P4 had a smaller L1 data cache and larger L2 cache with higher memory bandwidth (compared to Pentium 3), which should offset the smaller L1 cache

• The P4 implements the new Intel "SSE2" floating point instructions that allow 2 FP operations to be done per clock tick. This boosts FP performance considerably.

• (We will discuss BTBs in a future lecture on Branches)

Intel Pentium Processors (vlass text - fig. 3.47, pg 260, 3rd ed.)

Processor	First ship date	Clock rate range	L1 cache	L2 cache
Pentium Pro	1995	100-200 MHz	8 KB instr. + 8 KB data	256 KB-1024 KB
Pentium II	1998	233-450 MHz	16 KB instr. + 16 KB data	256 KB-512 KB
Pentium II Xeon	1999	400-450 MHz	16 KB instr. + 16 KB data	512 KB-2 MB
Celeron	1999	500–900 MHz	16 KB instr. + 16 KB data	128 KB
Pentium III	1999	450-1100 MHz	16 KB instr. + 16 KB data	256 KB-512 KB
Pentium III Xeon	2000	700–900 MHz	16 KB instr. + 16 KB data	1 MB-2 MB


Figure 3.47 The Intel processors based on the P6 microarchitecture and their important differences. In the Pentium Pro, the processor and specialized cache SRAMs were integrated into a multichip module. In the Pentium II, standard SRAMs are used. In the Pentium III, there is either an on-chip 256 KB L2 cache or an off-chip 512 KB cache. The Xeon versions are intended for server applications; they use an off-chip L2 and support multiprocessing. The Pentium II added the MMX instructions extension, while the Pentium III add the SSE extension.

• The Pentium 3 has both an L1 cache and an L2 cache. The L1 cache is about 32 Kbytes, and holds both instructions and data together in one cache. The L2 cache is 'off-chip' in some of the processors. The L2 cache is considerably larger than the L2 cache, usually around 1 Mbyte in size.

© Ted Szymanski

Ch. 6, Advanced Pipelining-DYNAMIC, slide 39

Pentium 4 Architecture (Comp. Org. text - fig. 6.50, pg 449) Instruction prefetch - this box assumes the IF/ID functionality and decode Branch prediction Trace cache - this box translates IA-32 instructions to RISC micro-ops - this box queues up the RISC micro-ops to be issued Microoperation queue - this box does the operand Register file Dispatch and register remaining fetching, register renaming and issue -2 shared reservation Integer and floating-point operation queue Memory operation queue stations, one for Int/FP Ops, one for Mem Ops Complex Floating Integer Integer Load Store -7 functional instruction point Units (FP box has 2 units) Commit unit Data cache © Ted Szymanski Ch. 6, Advanced Pipelining-DYNAMIC, slide 40



• Unavoidable **Data dependencies** can lead to stalls

• Data cache misses can lead to stalls, (ie all instructions queued in reservation stations can be stalled waiting for this data and none will execute)

• Branch Mispredictions cause stalls, since the pipeline must be flushed and refilled.

