#### Quartus II: An Introduction for COE 4DM4 LABS

By: Mohammadreza Binesh Marvasti

This document provides a basic introduction to using Quartus II software. The example given has been used on the latest Quartus II (V.10, V.11 and V.12). This document is broken down into the following sections.

- 1. Getting Web version of Quartus
- 2. Creating a Quartus Project
- 3. Creating a new VHDL file or Opening an existing VHDL file in Quartus
- 4. Compiling in Quartus
- 5. Analysis and Synthesis Settings
- 6. Compilation Report
- 7. Timing Analysis
- 8. RTL Viewer
- 9. Floorplan Editoor

#### 1.) Getting Web Version of Quartus

It is assumed that Quartus is already installed onto your computer. If not, Altera has a free version of Quartus called Quartus II Web Edition that you can download for free here:

https://www.altera.com/download/software/quartus-ii-we

Just download the Quartus II Web Edition as shown in the screen capture below.

#### **Download Option 1: Individual Files**

Quartus II Web Edition	Platform	File Name	Size
Quartus II Web Edition Windows Service Pack 2		12.0sp2_quartus_free_windows.exe MD5: 3aa4e0871aaa29ffae5ecd3b42dd6a7b	2.8 GB
Quartus II Web Edition Service Pack 2	Linux	12.0sp2_quartus_free_linux.tar.gz MD5: eacce40008d33b5eca7277b1f822e621	3.7 GB

Note in order to fully download you may need to register at Altera. By clicking "Quartus II Web edition" it will take to a screen which you can login in to obtain a license file or create a user account. These steps are intuitive. The goal here is to create an account, download install Quartus II. Note that in Quartus version 8.1 or newer, a license file is no longer required for Quartus II Web Edition software.

Now, in order to have a simulator installed in your machine, you need also to install the Modelsim-Altera starter as follows:

Other Individual Download Files:

- Quartus II Subscription Edition
- ModelSim-Altera
- ModelSim-Altera Starter
- <u>Nios II EDS</u>
- DSP Builder
- Programming Software

Writing a testbench and Setting-up the Modelsim-Altera were provided in a separate video documentation.

#### 2.) Creating a Quartus Project

Now that Quartus is on your computer and has a valid license, the next step is to create a Quartus project. Creating a Quartus project is ABSOLUTELY mandatory; otherwise none of the VHDL files you create or open in Quartus will compile. Think of a Quartus project as a "suitcase" that stores all of your .vhd (by convention VHDL files have a .vhd extension, not .vhdl), simulation files. In Quartus, go to **File** $\rightarrow$ **New Project Wizard**, and you'll be brought to the following screen (if you do no see the screen below, click NEXT and it will show up):

🖑 New Project Wizard	×
Directory, Name, Top-Level Entity [page 1 of 5]	
What is the working directory for this project?	
U:\4DM4\2012\Lab1\Cache	
What is the name of this project?	
Cache	
What is the name of the top-level design entity for this project? This name is case sensitive and must exactly match the entity name in the design file.	
Cache	
Use Existing Project Settings	
< Back Next > Finish Cancel H	telp

In the first line, identify where you want to store your project on the hard drive. By clicking the icon with the 3 dots, you can create a new folder to store your project files. In the second line, identify a name for your project. In this example it is called 'Cache'. In the third line, identify the top level entity for the project. Here it is called 'Cache'. NOTE: It's not by coincidence that the name of the project and the top level entity are the same name (that being "Cache"). You MUST make sure that the project name, the top level entity name, as well as the .vhd that will include the code for your entity have the SAME name, that being "Cache". If you don't use the same name, then your project won't compile and you'll get strange compilation errors.

Click on next and you'll be brought to the page as shown below:

le name:				 Add
File Name	Type Library	Design Entry/Synthesis T	iool HDL Version	Add Al
				Remove
				Up
				Down
				Propertie

This page asks you which files you want to include into your project. If you have already made .vhd file(s) prior to creating the Quartus project, then search for the files in your hard drive that you want to add to the project by clicking on the icon with the 3 dots. If you haven't made any .vhd files yet, just click **next**.

Next you'll be brought to a screen asking you to choose which device you want your VHDL code to compile to, as shown below:

Device family				_Show in	1 'Available devices' list		
Family: Cyclone IV	V GX		•	Packag	e: Anv	-	
Devices: All			-	Pin cou	nt: Any	ī	
Taract douice			Speed grade: Any				
- Target device				Show	w advanced devices		
C Carailla device sele	ected by the Fitter		- 6				
<ul> <li>Specific device s</li> </ul>	selected in Avaliable	aevices ii	st	I L Hard	Copy compatible only		
C Other: n/a							
C Other: n/a							
© Other: n/a wailable devices: Name	Core Voltage	LEs	Use	er I/Os	GXB Transmitter Channel PMA	¢.	
© Other: n/a Available devices: Name EP4CGX15BF14C6	Core Voltage	LEs 14400	Use 81	er I/Os	GXB Transmitter Channel PMA 2 2	¢.	
© Other: n/a wailable devices: Name EP4CGX15BF14C6 EP4CGX15BF14C7	Core Voltage 1.2V 1.2V	LEs 14400 14400	Use 81 81	er I/Os	GXB Transmitter Channel PMA 2 2 2 2 2		
C Other: n/a Available devices: Name EP4CGX15BF14C6 EP4CGX15BF14C7	Core Voltage 1.2V 1.2V 1.2V	LEs 14400 14400	81 01	er I/Os	GXB Transmitter Channel PMA 2 2 2 2 2		
C Other: n/a Available devices: Name EP4CGX15BF14C6 EP4CGX15BF14C7 Companion device	Core Voltage 1.2V 1.2V 1.2V	LEs 14400 14400	Use 81 81	er I/Os	GXB Transmitter Channel PMA 2 2 2 2 2	(	
C Other: n/a Vailable devices: Name EP4CGX15BF14C6 EP4CGX15BF14C7 Companion device- HardCopy1	Core Voltage 1.2V 1.2V 1.2V	LEs 14400 14400	Use 81 81	er I/Os	GXB Transmitter Channel PMA 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	  	

Note that in the web version of Quartus II, only Cyclone family of Altera FPGAs are available.

You just made a Quartus project. This is a crucial step and many students think they can bypass creating a project and expect that opening a .vhd file in Quartus and clicking "compile" will automatically compile their .vhd file. Clearly, that won't work. You must create a Quartus project first.

#### Summary

So here are the most important points to get out of this section:

- 1.) you must create a project in Quartus
- 2.) the name of the Quartus project, the name of top level entity, and the .vhd where you put your VHDL code for the top level entity must all be the same

# 3.) Creating a new VHDL file or Opening an existing VHDL file in Quartus

Before going ahead with this step, make sure that you have a Quartus project already opened. To create a new VHDL file, go to File $\rightarrow$ New, and the following dialog box will appear:



Choose "VHDL File" and click ok.

Quartus II - U:/4DM4/2012/Lab1/temp/Cache - Cache		×
File Edit View Project Assignments Processing Too	Window Help 🕫	
] 🗅 🖆 🖬 💋 🦓 👗 🖻 🕲 🗠 🐃 🗍 Cache		
Project Navigator #	😌 Vhd1.vhd 🖸	
Entity		
≟ Gydore IV GX: AUTO ◆ Cache A		A
A Hierarchy B Files & Design Units Tasks &		
Flow: Completion		E
×		-
6 Last had a day		
SE -		F
System (Processing / Extra Info / Info / Wan	g / Critical Warning / Error / Suppressed / Bag/	
≚ Message: Location:		2
🏦 Start 🛛 🍙 🕋 🏀 🕲 🕞 🕞 💝 🔐 🏹 🗔 🛛 🧌 Quai	1 10/4 😌 Quartus II Web Edt 🕃 Marcark Prover Fan 🔭 40/44/2012/Lab 🔁 U (40/4/2012/Lab 😜 U (40/4/2012/Lab) 😻 Downloads 🖉 (40/4-10/160-QUAR) 🖗 4 19/45 - Parce	7
Ny Computer Galacal Disk (C:)	ar (Dr) Stranking Training Strategy and Stra	

A new screen will pop up and you can type in your VHDL code.

You can see in the figure above that the default name of the vhd file is Vhd1.vhd. Go to File $\rightarrow$  Save and save the .vhd file to SAME name as your project.



Make sure "Add file to current project" is checked; otherwise, this .vhd file will not be associated with the project and you will not be able to compile this VHDL file. (This is a common problem with many students in the lab—they forget to click "Add file to current project" so when they compile, they get weird errors about not being able to find the top level entity).

To open an existing .vhd file and to have it associated with your project, go to  $File \rightarrow Open$ . A dialog will appear as follows:

Open File			<u>? ×</u>
Look in:	iemp	• 🎟 🔶 🔹 🚽	
Recent Recent Desktop My Documents My Computer	i db		
Mu Network	File name:	Cache yhd	Open
Places	Films of human		Canaal
	riles of type:	Design Files (.tar .vna .vnai ".V".vlg ".verilog 💌	Cancel
		Add file to current project	
	Open as:	Auto	1.

Search for the file that you want to add to the project, and REMEMBER to check the "Add file to current project" checkbox. Click **Open** or press enter and your .vhd file should now appear in Quartus.

You can verify with yourself in Quartus to see if your .vhd files are indeed linked to the project by going to **Project Navigator** in the Quartus workspace, as shown below (you may need to click on the middle tab to see it):

Project Navigato	or		8	×
Project Navigato	vr <u></u>			×
🛆 Hierarchy	🖹 Files	🗗 Design Units		

If you don't see your file listed in the **Project Navigator**, then that means the files you created/opened aren't linked to the project, which means that you won't be able to compile your newly created nor your opened .vhd files. If this is the case, go to **File** $\rightarrow$  **Open** and open your files again, making sure that you do check on "Add **files to Current Project**".

#### Summary

-Make sure you click on "Add files to Current Project" when opening a .vhd file!

# 4.) Compiling in Quartus

Now, you're ready to compile your code (.vhd file(s) associated with a Quartus project). For compilation you can go to **Processing** $\rightarrow$ **Start compilation** as shown below.

🖑 Quartus II - U:/4DM4/2012/Lab1/temp/Ca	ache - Cache		
File Edit View Project Assignments	Processing Tools Window Help 🛡		
] D 🗳 🖬 🕼 🕌 🐰 🖻 🛍 🗠 🗠	Stop Processing     Ctrl+Shift	+C 🔞 💷 🕨 🥙 🕲 🕹 😓 😓 🔍 🗢	
Project Navigator	▶ Start Compilation Ctrl+L	Cache.vhd*	
G Fles ∟ i Cache.vhd	<ul> <li>Analyze Current File Start Update Memory Initialization File</li> <li>Compilation Report Ctrl+R</li> <li>PowerPlay Power Analyzer Tool</li> <li>SSN Analyzer Tool</li> <li>Initialization State State</li></ul>	<pre> %%%% @ S &amp; @ S &amp; @ @ # / I = ?  gic_l164.ALL; gic_signed.ALL; ts is ows : integer:=8;cache capacity e_row_format is std_logic_vector(64 downto 0); me_format is array (c_rows downto 0) of cache_row_format; ts;  e; d_logic_l164.ALL; d_logic_signed.ALL; d_logic_arith.ALL; mstants.all; me IS</pre>	

You can also press the PLAY icon on the menu bar.

# 5.) Analysis and Synthesis Settings

To change Analysis & Synthesis settings, on the Assignments menu, click on Settings, and then select Analysis & Synthesis Settings.

Quartus II offers different optimization techniques. If resource utilization is an important concern for you, select **Area** for the Optimization Technique. If clock frequency is important for you, select the **Speed** Optimization Technique option to specify that all combinational logic in or between the specified clock domain is optimized for speed. For the best trade-off between area and speed, select the **Balanced** Optimization Technique. The **Balanced** setting typically produces utilization results that are very similar to what produced by the Area setting, but with better performance results.

You can also click on "More Settings" to access more options.

# 6.) Compliation Report:

After full compilation, click on the "Compilation Report" tab and go to the "Analysis & Synthesis Resource Utilization" section which yields the screen shown below. It shows the number of LUT-only LC's (combinational) and Register-only LC's. The 'Logic Cells' in Cyclone-based FPGAs are considered as Logic Elements (LE), and in Stratix-based FPGAs are considered as Adaptive Logic Module (ALM).

The upper-bound of total LC's is the sum of the two. However, the synthesizer sometimes fits one combinational LC and one Register LC into one LE or ALM.



Below shows an example of analysis & synthesis summery in Cyclone family of FPGAs:



# 7.) Timing Analysis:

After full compilation, from Compilation Report go to "TimeQuest Timing Analyzer" which is shown below:

🖁 Quartus II - U/4DM4/2012/Lab1/temp/Cache - Cache									
File Edit View Project Assignments Processing Too	ls Window	Help 🛡							
] 🗅 📂 🖬 🎒 🎒 👗 🖻 🛍 🗠 🗠 🗍 Cache		💽 💢 🐓 🥒 🧳 🕸 💼	► 🕏 🍋 🕹 🎙	🎐 👗 🕑  🗣					
Project Navigator 🧧	×	Cache.vhd	× 4	<b>)</b> (	Compilation Report		۰	Cache.sdc	×
		Contents         9           w Summary         w Settings           w Settings         w Settings           w Non-Default Global Settings         w Non-Default Global Settings           w Song         alysis & Synthesis           er         sembler           neQuest Timing Analyzer         Summary           Paralel Complation         SDC File List           Clocks         Slow 1200mV SC Model           Solw 1200mV OC Model         Fast 1200mV OC Model           Multicorner Datasheet Report         Advanced I/O Timing           Advanced I/O Timing         Chalysis S           Report RSKM         Unconstrained Paths           Messages         Messages	TimeQuest Timing Quartus II Version Revision Name Device Family Device Name Timing Models Delay Model Rise/Fal Delays	Analyzer Summ Version 11.0 Bui Cache Cyclone IV GX EP4CGX22CF190 Final Combined Enabled	<b>Hary</b> Id 157 04/27/2011 53   C6	Full Version			

The TimeQuest timing analyzer offers you some timing models (slow & fast) depending on the selected device. In each model, the timing specifications for an environment condition are reported. For example in the figure shown abive, the first model applies when the power voltage is 1200mV and device temperature is 85 degree Celsius.

By choosing one of the timing models, you will see the following figure:

File Edit View Project Assignments Processing Tools Window Help 🕫									
] 🗅 😅 🖬 🎒 🎒 🐰 🖻 🛍 🗠 🗠 🗍 Cache	- 🔀 😢 🖉 🎯 🕲 🕨 😵 🏌	b 🚯 🕘 😻 👗 🧕	9						
Project Navigator &	Cache.vhd	× 🕹	Compilatio	n Report			<b>B</b>		
	Table of Contents	Propagation Del	av			_	-		
Ties	Flow Summary	Input Dort	Output Port		DE	ED	EE		
- III Cache.sdc	- III Flow Settings	710 m [Ot1]	in the Fort	10.000	12,100	10.007	10,000		
500	- 🎹 Flow Non-Default Global Settings	718 pc[21]	Instr [23]	13.200	13.109	13.387	13.230		
	- 🎟 Flow Elapsed Time	721 pc[21]	Instricted	13.200	13.109	13.387	13.230		
	- 🎟 Flow OS Summary	725 pc 21	instr[10]	13.200	12 160	12.442	13.230		
	E Flow Log	707 pc[21]	instr[7]	13.204	12,100	12.266	12.000		
	🐵 🗀 Analysis & Synthesis	702 pc[21]	instr[27]	13.243	12,000	12,262	12.205		
	🕀 🗀 Fitter	722 pc[21]	instr[12]	12.239	12.060	12 251	12 104		
	🖶 🗀 Assembler	700 pc[21]	instr[20]	12 104	12.007	12 212	12 156		
	🖻 Ġ TimeQuest Timing Analyzer	724 pc[21]	instr[10]	12 145	12.027	12.266	12 110		
	- 🖽 Summary	751 pc[22]	inetr[22]	13.073	12.337	13.200	13.110		
	– 🎟 Parallel Compilation	754 pc[22]	instr[26]	13.073	12.016	13.201	13 044		
	- 🛤 SDC File List	758 pc[22]	instr[30]	13.073	12.916	13 201	13.044		
	- 🖽 Clocks	740 pc[22]	instr[12]	13.071	12.975	13 257	13 161		
	🖙 🖼 Slow 1200mV 85C Model	735 pc[22]	instr[7]	13.052	12.895	13,180	13.023		
	- 🗎 Fmax Summary	755 pc[22]	instr[27]	13.046	12.889	13.177	13.020		
	- 🖻 Setup Summary	685 pc[20]	instr[23]	13.033	12.876	13.140	12.983		
	- B Hold Summary	688 pc[20]	instr[26]	13.033	12.876	13.140	12.983		
	Recovery Summary	692 pc[20]	instr[30]	13.033	12.876	13.140	12.983		
	- 🖹 Removal Summary	741 pc[22]	instr[13]	13.033	12.876	13.165	13.008		
	Minimum Pulse Width Summary	674 pc[20]	instr[12]	13.031	12.935	13.196	13.100		
	Maiasan Data Midda Asadd	715 pc[21]	instr[20]	13.020	12.924	13.207	13.111		
A Managalay B The d Design Livia	Detectors Report	669 pc[20]	instr[7]	13.012	12.855	13.119	12.962		
Therarchy Eines Protestign on its	Br 🔄 Datasi leet Report	689 pc[20]	instr[27]	13.006	12.849	13.116	12.959		
Tasks &	Hold Times	675 pc[20]	instr[13]	12.993	12.836	13.104	12.947		
	- Clock to Output Times	757 pc[22]	instr[29]	12.991	12.834	13.127	12.970		
Flow: Compilation	- Minimum Clock to Output Times	738 pc[22]	instr[10]	12.952	12.804	13.080	12.932		
	Propagation Delay	691 pc[20]	instr[29]	12.951	12.794	13.066	12.909		
lask	- Minimum Propagation Delay	672 pc[20]	instr[10]	12.912	12.764	13.019	12.871		
🖌 🖻 🕨 Compile Design	- B Output Enable Times	748 pc[22]	instr[20]	12.827	12.731	13.021	12.925		
✓ ⊕ ► Analysis & Synthesis	- Minimum Output Enable Times	682 pc[20]	instr[20]	12.787	12.691	12.960	12.864		
Edit Settings	- M Output Disable Times	- 652 pc[19]	instr[23]	12.739	12.582	12.867	12.710		
- 🛄 View Report	- Minimum Output Disable Times	655 pc 19	instr 26	12.739	12.582	12.867	12.710		
Analysis & Elaboration	Metastability Report	659 pc 19	instr 30	12.739	12.582	12.867	12.710		
Partition Merge	Slow 1200mV 0C Model	641 pc 19	Instr 12	12./37	12.641	12.923	12.827		
	Fast 1200mV 0C Model	/14 pc[21]	Instr   19	12./33	12.611	12.898	12.776		
- ex R IL Viewer	- III Multicorner Timing Analysis Summary	636 pc 19	Instr / /	12./18	12.561	12.846	12.689		
The state Machine Viewer	🖶 🗎 Multicorner Datasheet Report Summary	656 pc 19	Instr 27	12./12	12.555	12.843	12.686		
		642 pc 19	Instri 13	12.699	12.542	12.831	12.6/4		

If your design has a clock, you can see setup times, hold times, and maximum frequency of your design. Otherwise, you should go to the **Datasheet Report** and see the timing results. The helpful reports are as follows:

- 1. **Fmax**: The maximum clock frequency that can be achieved without violating internal setup  $(t_{SU})$  and hold  $(t_H)$  time requirements.
- 2. Setup Times: Reports the setup times for clocks in the design.
- 3. Hold Times: Reports the hold times for clocks in the design.
- 4. **Propagation Delay**: Reports longest delay in nanoseconds between the edges of a signal propagating from an input port to an output port.
  - a. RR shows the longest delay measured from rising edge to rising edge
  - b. RF shows the longest delay measured from rising edge to falling edge
  - c. FR shows the longest delay measured from falling edge to rising edge

d. FF shows the longest delay measured from falling edge to falling edge Note that, in the propagation delay the highest delay (Worst-Case) is important.

In the Quartus II you can specify some timing constraints in your design which describe the clock characteristics, timing exceptions, signal transition arrival and required times. These constraints should be written with Tcl commands (Tool command Language) and should be saved in a file, named Synopsys Constraint File (SDC).

The Quartus II assigns a default frequency of 1GHz (1ns) for clocks that have not been constrained, unless any constraint exists in the design.

#### 8.) RTL Viewer:

RTL Viewer can be accessed through the **Tools** menu and open "**Netlist Viewer**" then click on **RTL Viewer**.



#### 9.) Floorplan Editor:

Floorplan editor can be accessed through the Tools menu and click "Chip Planner".



In this figure, each rectangular denotes an Array Logic Block (ALB). In each ALB, there are some LEs or ALMs. Each dark blue rectangular represents a used ALB in your current design. If you zoom-in the floorplan, as shown in below, you can see the used ALMs or LEs in an ALB.

-										
Ð						Edi	ting Mode: ECO - EP40	CGX22CF19C6		
2 🖉 🖓 🛃 🛃										
♥ ♬    ¶ ≚ 새 ∦ ₊ I ↘  씨 火    ‰ ,ℤ							(37, 37) Block utilization: ( Resource: LAB_X	0 of 32 37_Y37_N0		
M 34										

Hopefully, this tutorial has given you enough information to get started with both VHDL and Quartus.