
Interleaved Architectures for High-Throughput Synthesizable Synchronization FIFOs

> Ameer Abdelhadi and Mark Greenstreet University of British Columbia {ameer@ece.ubc.ca, mrg@cs.ubc.ca}

> > May 22, 2017

- Synchronization FIFOs
- The Interleaved FIFO Architecture
- Design Flow
- Hazards
- Results

Multi-Synchronous Designs




Multi-Synchronous Design

- Typical chip designs consist of
 - A large number of synchronous, synthesized blocks this is the easy part!
 - There are many different clocks.
 - Designers need easy to use, synthesizable interfaces.
- The big challenges are ones of design integration.

This is where asynchronous methods excel.


• FIFOs are a commonly used for these interfaces

Prior Work: Gray-Code FIFOs



- + Textbook solution familiar to many designs.
- Gray-to-binary conversion a bottleneck.
- See [Cummings+Alfke2002].

Prior Work: One-Hot FIFOs




Note: data-store not shown.

- + Simple, fast control very modular design.
- Per-stage synchronizers and control tends to dominate area and power.
- See [Chelcea+Nowick2004,Ono+Greenstreet2009].

Contributions


- A novel, interleaved FIFO architecture
 - Area and power efficient
 - High throughput, minimal latency.
- Synthesizable design
 - Open-source Verilog
 - □ Supports standard, SynopsisTM design flow.
 - You can use it in your designs!
 - ► Highly parameterized synthesize the FIFO you want.
 - Provides benchmark design for comparisons for further research.
- Identify a glitch hazard in synchronization FIFOs
 - Many published designs have this hazard.
 - We present our solution.

FIFO Architecture




- Similar to Gray-Code FIFOs
 - Separate write and read pointers in put and get interfaces.
 - Our design uses a pair of one-hot counters in each interface.
 - \Box Avoids conversions to/from Gray code \Rightarrow simple and fast
 - □ Has a small number of synchronizers between put and get \Rightarrow area and power efficient.
- Simple interface to sender and receiver
 - Looks like flip-flop (in each domain) with standard flow control.
 - Minimal exposure of internal timing details.


A Thermometer Counter





- Initialized to all zeros.
- Fills left-to-right with ones, then fills with zeros, then with ones, ...
- Current position marked by state with transition (or 0 if all stages are the same).


Dual Thermometer Counters





















Detecting Data Availability




- A stage holds valid data if the value of the get-thermometer differs from the value of the put-thermometer.
- An OR-tree can determine if any stage holds valid data.
- But we need to synchronize.

Abdelhadi & Greenstreet

Interleaved Synthesizable FIFOs

Synchronization with Interleaving




- One synchronizer per row.
- *N_{vertical}* ≥ *Latency_{svnc}* required for full throughput.
- Can use **fewer** synchronizers than Gray-Code designs if the synchronizer latency is less than the number of address bits.

Abdelhadi & Greenstreet


Interleaved Synthesizable FIFOs

Synchronization: Achieving Full Throughput




- data_available is registered, we need to know if there will be data available after the next clk_get \uparrow .
 - If any row has a valid value and there isn't a req_get on this cycle, then data will be available on the next cycle.
 - If two consecutive rows have valid data (one even, the other odd), then data will be available on the next cycle.
- We clear the synchronizer after removing a data word from that row.

Synchronization: Achieving Full Throughput




- data_available is registered, we need to know if there will be data available after the next clk_get \uparrow .
- We clear the synchronizer after removing a data word from that row.
 - If there is data available in another column, we allow the first stage of the synchronizer to record that on clk_get^

The Data Path




- Input latch gives FIFO the same set-up and hold timing as a flip-flop.
- Output path uses even/odd interleaving:
 - We found that the data output path could not maintain GHz clock frequencies.
 - Key observation: data is available on the output of the data latches for nearly the full synchronizer latency. This ensures data validity.
 - Alternating paths provides an extra clock-cycle for the path to settle, and the timing requirements are easily satisfied.
- The output logic is to block glitches (see next slide).



What the designer intended

• A designer might (reasonably) assume that

```
assign foo = data_valid ? f(data_out, ...) : g(...);
is safe.
```




What synthesis can do

A designer might (reasonably) assume that

```
assign foo = data_valid ? f(data_out, ...) : g(...);
is safe.
```

• BUT, synthesis can introduce glitches the designer never imagined.




What synthesis can do

• A designer might (reasonably) assume that

```
assign foo = data_valid ? f(data_out, ...) : g(...);
is safe.
```

• BUT, synthesis can introduce glitches the designer never imagined.




What synthesis can do

A designer might (reasonably) assume that

```
assign foo = data_valid ? f(data_out, ...) : g(...);
is safe.
```

• BUT, synthesis can introduce glitches the designer never imagined.




What synthesis can do

A designer might (reasonably) assume that

```
assign foo = data_valid ? f(data_out, ...) : g(...);
is safe.
```

- BUT, synthesis can introduce glitches the designer never imagined.
- This hazard is present in many published clock-domain-crossing (CDC) FIFOs.
- Our design ensures data_out is all 0s when no valid data is available.

Design Flow



- Complete SynopsisTM design flow
 - Includes synthesis, place-androute, back-annotation, simulation, performance analysis, and power estimation
- Highly parameterized
 - FIFO word-size, depth, and interleaving specified by user.
 - Number of synchronizer stages
 - Target clock frequency
- Open source
 - The FIFO itself is about 200 lines of Verilog
 - The test bench is about 300 lines of Verilog
 - Plus about 2400 lines for 10 scripts.
 - You can use it, you can build on it!

 Get it from Github – details on the last slide.

Abdelhadi & Greenstreet

Performance

N	N _h	N _v	W	S	freq	power	area
8	4	2	8	2	1300	1.2mw	1745 μ^2
16	4	4	8	3	1400	1.3mw	2618µ ²
16	8	2	8	3	1500	1.9mw	3268 μ^2
32	8	4	8	4	1200	1.8mw	4875 μ^2
8	4	2	32	2	1400	2.2mw	2979µ ²
16	4	4	32	2	1200	2.0mw	$6725\mu^2$
32	8	4	32	4	1100	2.9mw	$12712\mu^2$

A few examples from 144 test cases.

- Frequency dominated by "tree structures". Clock period is roughly logarithmic in N_h , N_v , and w.
- Power is dominated by the control circuitry and is roughly linear in the number of control flip-flops.
- Area is dominated by data storage and is roughly linear in the number of data latches.
- Results using a 65nm commercial library.

Conclusions

- We have presented a fully synthesizable, general purpose, clock-domain crossing FIFO.
 - open source: https://ghithub.com/AmerAbdelhadi/ Interleaved-Synthesizable-Synchronization-FIFOs
 - Supports complete Synopsis ASIC design flow.
 - Highly configurable.
 - Thoroughly evaluated for a wide range of configuration parameters.
- Novel interleaved FIFO architecture
 - avoids the Gray-code conversion bottlenecks of Gray-code FIFOs.
 - smaller control logic and far fewer synchronizers than one-hot FIFOs.
- Identified a glitch hazard that is common in published designs.
 - and our design avoids it.
- Thanks: Tarik Ono, Brad Quinton, NSERC Canada.