

# Modular Block-RAM-Based Longest-Prefix Match Ternary Content-Addressable Memories

**Ameer M.S. Abdelhadi\***, Guy G.F. Lemieux<sup>+</sup>, and Lesley Shannon\*



\* School of Engineering; Simon Fraser University; Canada

+ Dept. of ECE; The University of British Columbia; Canada




# Binary Content-Addressable Memories

## Hardware-based Single-Cycle Parallel Search Engines


### Write

Stores new data at  
specific address



### Match

Search all addresses for  
a given data (pattern)




# Ternary Content-Addressable Memories

Adds the ability to use wildcards (X's)

## Match

Search all addresses for a given data (pattern)



## Encoding

**Priority Encoder (PE)  
(First occurrence)**

The smallest address where "FPL" is found is '2'


**Longest-Prefix Match (LPM)**

The longest matching prefix of "FPL" is found in '3'




# Associated Memory AKA CAM/RAM

## CAM/RAM structure to read associated data


Example: search when a conference takes place



# CAM Classification & Applications

Binary	Ternary	Differentiable
Search the memory for exact match	Wildcards may be used	How close is each item to the searched data?
<p>Search for "BOMB"</p> 	<p>Search for "BOMB"</p> 	<p>Search for "BOMB"</p> 
Expensive! Power hungry!	More expensive!	Computing intensive!
<ul style="list-style-type: none"> <li>• Memory Management</li> <li>• Data Compression</li> <li>• Package classification</li> </ul>	<ul style="list-style-type: none"> <li>• IP forwarding                             <ul style="list-style-type: none"> <li>• The internet BGP routers</li> </ul> </li> </ul>	Memory-augmented neural networks <ul style="list-style-type: none"> <li>• Neural Turing Machines (DeepMind)</li> <li>• Memory Networks (Facebook AI)</li> </ul>
FPT'14 & FCOM'15	Current work	Research in progress

# Motivation - FPGAs



No dedicated CAM resources in FPGAs

# Objectives

Use BRAMs to construct

- Modular and flexible
- Storage efficient
- Single-cycle
- Performance oriented

CAMs

# Algorithmic Heuristics

## Associative Arrays

Search Trees:  
Tries, BSTs, ...

Hashes

Data dependent performance

Variable search depth


Misses due to conflicts

Multi-unpredictable-cycle



# Custom-designed CAMs

Modified SRAM cell – Custom-design in transistor level



Renesas TCAM device

- 20Mbit
- 360M Searches/Sec




Performance

Cost

Integration overhead

# Register-Based CAMs: PE-BCAM

Concurrent register read and compare



Single-cycle


Limited resources

Complex routing

Fits small CAMs

# Register-Based CAMs: LPM-TCAM

Concurrent register read and compare



Single-cycle

Limited resources

Complex routing

Fits small CAMs

# Brute-Force Transposed-RAM

## A Traditional BRAM-based CAM

Key idea: Transposed RAM - data becomes addresses

### Write

Write '0' to location 'B'

'0' to 'B' →

A	3
B	0
C	1
D	2

### Match

Read location 'D' for match

'D' →

A	3
B	0
C	1
D	2


→ '2'

\* Xilinx App Notes

# Brute-Force Transposed-RAM

## A Traditional BRAM-based CAM

- How can we store data to multiple addresses?
  - Specify addresses using one-hot coding
  - Each bit indicates a match or “store at location”
- PROBLEM: Depth of CAM is limited by data width of RAM
  - e.g. to build 1M deep CAM, we need 1M bits wide
  - In FPGAs: 1000 BRAMs x 32bit wide = 32K deep CAM



BRAM-based

Single-cycle

Depth of CAM is limited by RAM width

# CAM Cascading

- PROBLEM:


- Patterns are encoded as RAM addresses
  - RAM depth is **exponential** to pattern width

$$\text{RAM Depth} = 2^{\text{Pattern Width}}$$

- Solution: Cascading

1. Divide pattern into smaller slices
  2. Search for each slice separately
  3. If all slices are found → pattern match!
- RAM depth is **linear** to pattern width


$$\text{RAM Depth} = 2^{\text{Slice Width}} \times (\text{Pattern Width} / \text{Slice Width})$$



# Hierarchical Search 2D BCAM: Narrow and Deep BCAM

Key idea: Hierarchical search


## 1D BCAM



## 2D BCAM

① Find a set (row) with match using a 1D BCAM

② Search this set (row) in parallel for a specific match



# Hierarchical Search 2D BCAM: Example

addresses	patterns
0	2
1	3
2	1
3	1

RAM



	addresses	0	1	2	3
patterns	0	0	0	0	0
	1	0	0	1	1
	2	1	0	0	0
	3	0	1	0	0

Transposed-RAM





# Hierarchical Search 2D BCAM: Example

- Divide address space into sets





# Hierarchical Search 2D BCAM: Example

- Divide address space into sets
  - RAM: each set in a line




# Hierarchical Search 2D BCAM: Example

- Divide address space into sets
  - RAM: each set in a line
  - Transposed-RAM: indicates “pattern in set?”





# Hierarchical Search 2D BCAM: Example

- Divide address space into sets
  - RAM: each set in a line
  - Transposed-RAM: indicates “pattern in set?”
- Hierarchical Search:
  1. Find a set (row) with match using a 1D BCAM



# Hierarchical Search 2D BCAM: Example

- Divide address space into sets
  - RAM: each set in a line
  - Transposed-RAM: indicates “pattern in set?”
- Hierarchical Search:
  1. Find a set (row) with match using a 1D BCAM
  2. Search this set (row) in parallel for a specific match



# Hierarchical Search 2D BCAM: Pros and Cons

BRAM-Based

Single-cycle

Efficient for  
deep CAMs

Single  
match  
only

Cannot  
be  
cascaded

RAM depth is  
exponential  
to pattern  
width

Inefficient  
for wide  
patterns

# Indirectly-Indexed HS BCAM: Cascadable Wide and Deep BCAM

**PROBLEM:** is it possible to regenerate matches for all addresses?

Key observation	
Transposed RAM is a sparse matrix	$n$ columns (set of addresses) accommodates $n$ matches (1's) at most!



# Indirectly-Indexed HS BCAM: Cascadable Wide and Deep BCAM

**PROBLEM:** is it possible to regenerate matches for all addresses?


Key observation	
Transposed RAM is a sparse matrix	$n$ columns (set of addresses) accommodates $n$ matches (1's) at most!

Key idea: use indirect indices to point to intra-set matches

Cascadable

Scalable (linear growth)

Supports wider patterns





# Indirectly-Indexed HS BCAM: Cascadable Wide and Deep BCAM

**PROBLEM:** is it possible to regenerate matches for all addresses?


Key observation	
Transposed RAM is a sparse matrix	$n$ columns (set of addresses) accommodates $n$ matches (1's) at most!

Key idea: use indirect indices to point to intra-set matches


Cascadable

Scalable (linear growth)

Supports wider patterns




# Indirectly-Indexed HS BCAM: Example




# Indirectly-Indexed HS BCAM: Example

- Divide address space into sets




# Indirectly-Indexed HS BCAM: Example

- Divide address space into sets
- Store sets with a match in Indicators-RAM




# Indirectly-Indexed HS BCAM: Example

- Divide address space into sets
- Store sets with a match in Indicators-RAM
- Transposed-RAM stores indices to all matches in set




# Indirectly-Indexed HS BCAM: Example

- Divide address space into sets
- Store sets with a match in Indicators-RAM
- Transposed-RAM stores indices to all matches in set
- Hierarchical Search:




# Indirectly-Indexed HS BCAM: Example

- Divide address space into sets
- Store sets with a match in Indicators-RAM
- Transposed-RAM stores indices to all matches in set
- Hierarchical Search:
  - Find indices of all matching sets in Transposed-RAM



# Indirectly-Indexed HS BCAM: Example

- Divide address space into sets
- Store sets with a match in Indicators-RAM
- Transposed-RAM stores indices to all matches in set
- Hierarchical Search:
  - Find indices of all matching sets in Transposed-RAM
  - Read Indicators-RAM using indices from Transposed-RAM





# Indirectly-Indexed HS TCAMs

- Can Indirectly-Indexed HS be applied to TCAMs?

## Observation:

TCAM addresses  
(columns) may have  
more than one pattern  
(due to wildcards)

RAM(reference)	
addresses	patterns
0	1*
1	**
2	11
3	0*

Transposed-RAM	
addresses	patterns
00	0 1 0 1
01	0 1 0 1
10	1 1 0 0
11	1 1 1 0

- Can we still do the same set grouping as in II-HS-BCAM? The answer is **YES!**

# Indirectly-Indexed HS TCAMs

## Key Observation:

A set of  $n$  addresses  
(columns) has at most  
 $n$  different lines  
(proof in paper)

RAM (reference)	
addresses	patterns
0	1*
1	**
2	11
3	0*


Transposed-RAM	
addresses	patterns
00	0 1 0 1
01	0 1 0 1
10	1 1 0 0
11	1 1 1 0

# Indirectly-Indexed HS TCAMs


## Key Observation:

A set of  $n$  addresses (columns) has at most  $n$  different lines (proof in paper)


- Move lines to LUTRAMs and store indices
- Requires  $n \times n$  LUTRAMs for each set




# Indirectly-Indexed HS TCAMs: Design parameters



# Indirectly-Indexed HS TCAMs: Design parameters



# Indirectly-Indexed HS TCAMs: Area and Performance



# Open Source

	HS BCAM (FPT'14)	IIHS BCAM (FCCM'15)	II-HS TCAM (FPL'18)
Patterns support	Narrow	Wide	Wide
Match encoding	PE	PE	LPM
Storage efficiency	90%	8%	8%
Fmax (Stratix V)	Up to 550MHz	Up to 300MHz	Up to 200MHz
Cycle/Update	2	2	Shallowest RAM Depth
Search/cycle	1	1	1
Search latency	2	$\sim \log_4(\text{depth})$	$\sim \log_4(\text{depth})$

Available as open source: <https://github.com/AmeerAbdelhadi>

- Modular and parametric Verilog files
- Run-in-batch simulation and synthesis manager

# Conclusions

BRAM-based ✓

Single-cycle ✓


Cascadable ✓

Scalable ✓

Deep ✗

Wide ✓

## Brute-Force Transposed-RAM CAMs





# Conclusions

BRAM-based ✓

Single-cycle ✓


Cascadable ✗

Scalable ✗

Deep ✓

Wide ✗

## Hierarchical Search (HS) CAMs



# Conclusions

BRAM-based ✓

Single-cycle ✓


Cascadable ✓

Scalable ✓

Deep ✓

Wide ✓

## Indirectly-Indexed HS (II-HS) CAMs



Thank You!

Backup Slides

# Conclusions

	Brute-Force addresses	Hierarchical sets	I12D sets
BRAM-based	✓	✓	✓
Single-cycle	✓	✓	✓
Deep	✗	✓	✓
Wide	✓	✗	✓