

DESCRIPTION - The LSTTL/MSI SN54LS/74LS253 is a Dual 4-Input Multiplexer with 3-state outputs. It can select two bits of data from four sources using common select inputs. The outputs may be individually switched to a high impedance state with a HIGH on the respective Output Enable (EO) inputs, allowing the outputs to interface directly with bus oriented systems. It is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families

- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY
- NON-INVERTING 3-STATE OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION **EFFECTS**

# SN54LS253 SN741 S253

**DUAL 4-INPUT MULTIPLEXER** WITH 3-STATE OUTPUTS

LOGIC SYMBOL

E<sub>0a</sub>|<sub>0a</sub>|<sub>1a</sub>|<sub>2a</sub>|<sub>3a</sub>

10 11 12 13 15

10b 11b 2b13b E0b

LOW POWER SCHOTTKY


		HIGH	LOW		
S <sub>0</sub> , S <sub>1</sub>	Common Select Inputs	0.5 U.L.	0.25 U.L.		
Multiplexer A					
Ē₀a	Output Enable (Active LOW) Input	0.5 U.L.	0.25 U.L.		
10a — I3a	Multiplexer Inputs	0.5 U.L.	0.25 U.L.		
Za	Multiplexer Output (Note b)	65(25) U.L.	15(7.5) U.L.		
Multiplexer B					
Ē <sub>Ob</sub>	Output Enable (Active LOW) Input	0.5 U.L.	0.25 U.L.		
10p — 13p	Multiplexer Inputs	0.5 U.L.	0.25 U.L.		
Z <sub>b</sub>	Mutiplexer Output (Note b)	65(25) U.L.	15(7.5) U.L.		

0.25 U.L.	
0.25 U.L.	

LOADING (Note a)

 $V_{CC} = Pin 16$ GND = Pin 8

### CONNECTION DIAGRAM DIP (TOP VIEW)




J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package

## NOTES:

PIN NAMES

- a. 1 TTL Unit Load (U.L.) = 40 µA HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 7.5 U.L. for Military (54) and 15 U.L. for Commercial (74) Temperature Ranges. The Output HIGH drive factor is 25 U.L. for Military (54) and 65 U.L. for Commercial (74) Temperature Ranges.



**FUNCTIONAL DESCRIPTION** — The LS253 contains two identical 4-Input Multiplexers with 3-state outputs. They select two bits from four sources selected by common select inputs  $(S_0, S_1)$ . The 4-input multiplexers have individual Output Enable  $(\overline{E}_{0a}, \overline{E}_{0b})$  inputs which when HIGH, forces the outputs to a high impedance (high Z) state.

The LS253 is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two select inputs. The logic equations for the outputs are shown below:

$$\begin{split} & Z_{a} = \overline{\mathsf{E}}_{0a} \cdot (\mathsf{I}_{0a} \cdot \overline{\mathsf{S}}_{1} \cdot \overline{\mathsf{S}}_{0} + \mathsf{I}_{1a} \cdot \overline{\mathsf{S}}_{1} \cdot \mathsf{S}_{0} + \mathsf{I}_{2a} \cdot \mathsf{S}_{1} \cdot \overline{\mathsf{S}}_{0} + \mathsf{I}_{3a} \cdot \mathsf{S}_{1} \cdot \mathsf{S}_{0}) \\ & Z_{b} = \overline{\mathsf{E}}_{0b} \cdot (\mathsf{I}_{0b} \cdot \overline{\mathsf{S}}_{1} \cdot \overline{\mathsf{S}}_{0} + \mathsf{I}_{1b} \cdot \overline{\mathsf{S}}_{1} \cdot \mathsf{S}_{0} + \mathsf{I}_{2b} \cdot \mathsf{S}_{1} \cdot \overline{\mathsf{S}}_{0} + \mathsf{I}_{3b} \cdot \mathsf{S}_{1} \cdot \mathsf{S}_{0}) \end{split}$$

If the outputs of 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so that there is no overlap.

TRUTH TABLE

	ECT UT\$	DATA INPUTS			OUTPUT ENABLE	ОИТРИТ	
s <sub>0</sub>	s <sub>1</sub>	10	11	12	13	Ē <sub>0</sub>	Z
х	×	×	Х	Х	х	н	(Z)
L	L	L	×	×	×	L	L
L	L	н	×	x	×	L	н
н	Ļ	×	L	×	×	L	L
н	L	×	H	×	×	L	н
L	н	×	×	L	×	L	L
L	н	×	×	H	×	L	н
н	н	×	×	×	L	L	L
н	н	×	×	×	н	L	н
	н	×	×	×	L	L L	L

H = HIGH Level

L = LOW Level

X = Irrelevant

(Z) = High Impedance (off)

Address inputs So and St are common to both sections.

#### GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER	Į.	MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54 74			-1.0 -2.6	mA
IOL	Output Current — Low	54 74			12 24	mA