

**MOTOROLA**

**DESCRIPTION** — The SN54LS/74LS76A offers individual J, K, Clock Pulse, Direct Set and Direct Clear inputs. These dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The Logic Level of the J and K inputs will perform according to the Truth Table as long as minimum set-up times are observed. Input data is transferred to the outputs on the HIGH-to-LOW clock transitions.

# SN54LS76A SN74LS76A

## DUAL JK FLIP-FLOP WITH SET AND CLEAR

LOW POWER SCHOTTKY

**MODE SELECT\* — TRUTH TABLE**

OPERATING MODE	INPUTS				OUTPUTS	
	$\overline{S_D}$	$\overline{C_D}$	J	K	Q	$\overline{Q}$
Set	L	H	X	X	H	L
Reset (Clear)	H	L	X	X	L	H
*Undetermined	L	L	X	X	H	H
Toggle	H	H	h	h	$\overline{q}$	q
Load "0" (Reset)	H	H	l	h	L	H
Load "1" (Set)	H	H	h	l	H	L
Hold	H	H	l	l	q	$\overline{q}$


\*Both outputs will be HIGH while both  $\overline{S_D}$  and  $\overline{C_D}$  are LOW, but the output states are unpredictable if  $\overline{S_D}$  and  $\overline{C_D}$  go HIGH simultaneously.

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

h, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH-to-LOW clock transition.

**LOGIC SYMBOL**

$V_{CC}$  = Pin 5  
GND = Pin 13

J Suffix — Case 620-08 (Ceramic)  
N Suffix — Case 648-05 (Plastic)

**LOGIC DIAGRAM**